Hostname: page-component-78c5997874-g7gxr Total loading time: 0 Render date: 2024-11-17T19:26:34.313Z Has data issue: false hasContentIssue false
  • English
  • Français

Electrical and Structural Properties of MeV Si+ Ion Implantation in Silicon

Published online by Cambridge University Press:  26 February 2011

Aditya Agarwal ,
S. Koveshnikov ,
K. Christensen  and
G. A. Rozgonyi
Aditya Agarwal
Affiliation:
Department of Materials Science and Engineering North Carolina State University, Raleigh NC 27605, USA
S. Koveshnikov
Affiliation:
Department of Materials Science and Engineering North Carolina State University, Raleigh NC 27605, USA
K. Christensen
Affiliation:
Department of Materials Science and Engineering North Carolina State University, Raleigh NC 27605, USA
G. A. Rozgonyi
Affiliation:
Department of Materials Science and Engineering North Carolina State University, Raleigh NC 27605, USA
Get access

Abstract

The electrical properties of residual MeV ion implantation damage in Si after annealing from 600 to 1100°C for 1 hour have been investigated using Deep Level Transient Spectroscopy, Capaciatance-Voltage, and Current-Voltage measurements. These data have been correlated with structural defects imaged by Transmission Electron Microscopy. It is shown that at least 4 deep levels are associated with the buried layer of extended defects after annealing at 800, 900, 1000 and 1100°C. Additionally, for the wafer annealed at 800°C at least 5 more deep level centers are present in the device layer above the buried defects.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 378: Symposium B – Defect and Impurity-Engineered Semiconductors and Devices , 1995 , 71
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1 Tsukamoto, K., Kuroi, T., Komori, S., and Akasaka, Y., Sol. St. Tech, June 1992.Google Scholar
2 Borland, J.O. and Koelsch, R., Solid State Tech., Dec. 1993.Google Scholar
3 Wong, H., Cheung, N.W., Chu, P.K., Liu, J. and Mayer, J.W., Appl. Phys. Lett 52 (12), 1023 (1988).Google Scholar
4 Skorupa, W., Körgler, R., Schmalz, K., Gaworzewski, P.. Morgenstern, G., and Syhre, H., Nucl. Instr. Meth. B 74, 70 (1993).Google Scholar
5 1994 National Technology Roadmap for Semiconductor Processing, SI A, San Jose, California.Google Scholar