[1] Murmann, B., “Digitally assisted analog circuits,” Micro, IEEE, vol. 26, no. 2, pp. 38–47, 2006.CrossRefGoogle Scholar

[2] Murmann, B., Vogel, C., and Koeppl, H., “Digitally enhanced analog circuits: system aspects,” in Circuits and Systems, IEEE International Symposium on, ISCAS 2008.

[3] Åström, K. J. and Wittenmark, B.. Adaptive Control, Mineola, NY: Dover, 2008, xvi, 573 p.Google Scholar

[4] Lozano, R., “Adaptive control: applications to non-linear systems and robotics,” International Journal of Adaptive Control and Signal Processing, pp. 325–487, 1993.

[5] Yeh, D. T., “Automated physical modeling of nonlinear audio circuits for real-time audio effects 2014; Part II: BJT and vacuum tube examples,” Audio, Speech, and Language Processing, IEEE Transactions on, vol. 20, no. 4, pp. 1207–1216, 2012.CrossRefGoogle Scholar

[6] Yeh, D. T., Abel, J. S., and Smith, J. O., “Automated physical modeling of nonlinear audio circuits for real-time audio effects 2014; Part I: theoretical development,” Audio, Speech, and Language Processing, IEEE Transactions on, vol. 18, no. 4, pp. 728–737, 2010.CrossRefGoogle Scholar

[7] Kalman, R. E., “A new approach to linear filtering and prediction problems,” Transactions of the ASME–Journal of Basic Engineering, vol. 82 (Series D), p. 10, 1960.CrossRefGoogle Scholar

[8] Billings, S. A. and ebrary Inc., Nonlinear System Identification NARMAX Methods in the time, Frequency, and Spatio-Temporal Domains. Chichester: Wiley. 2013, p. 1 online resource (xvii, 555 p.).CrossRefGoogle Scholar

[9] Ogunfunmi, T., Adaptive Nonlinear System Identification: The Volterra and Wiener Model Approaches. New York: Springer, 2007, xv, 229 p.CrossRefGoogle Scholar

[10] Plassche, R. J.van de, “Dynamic element matching for high-accuracy monolithic D/A converters,” Solid-State Circuits, IEEE Journal of, vol. 11, no. 6, pp. 795–800, 1976.Google Scholar

[11] Galton, I. and Carbone, P., “A rigorous error analysis of D/A conversion with dynamic element matching,” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 42, no. 12, pp. 763–772, 1995.Google Scholar

[12] Schuchman, L., “Dither signals and their effect on quantization noise,” Communication Technology, IEEE Transactions on, vol. 12, no. 4, pp. 162–165, 1964.CrossRefGoogle Scholar

[13] Carley, L. R., “An oversampling analog-to-digital converter topology for high-resolution signal acquisition systems,” Circuits and Systems, IEEE Transactions on, vol. 34, no. 1, pp. 83–90, 1987.CrossRefGoogle Scholar

[14] Rohde, U. L. and Newkirk, D. P., RF/Microwave Circuit Design for Wireless Applications. New York: John Wiley 2000, xix, 954 p.CrossRefGoogle Scholar

[15] Rohde, U. L. and Whitaker, J. C., Communications Receivers: DSP, Software Radios, and Design, New York: McGraw-Hill, 2001, xv, 712 p.Google Scholar

[16] Lee, T. H., Planar Microwave Engineering: A Practical Guide to Theory, Measurement, and Circuits. Cambridge: Cambridge University Press, 2004, xviii, 862 p.Google Scholar

[17] Razavi, B., RF Microelectronics. Upper Saddle River, NJ: Prentice Hall, 1998, xiv, 335 p.Google Scholar

[18] Benedetto, S., Biglieri, E., and Castellani, V., Digital Transmission Theory. Englewood Cliffs, NJ: Prentice-Hall, 1987, xvi, 639 p.Google Scholar

[19] Maas, S. A., Nonlinear Microwave and RF Circuits, Boston, MA: Artech House, 2003, xx, 582 p.Google Scholar

[20] Morgan, D. R., Ma, Z., Kim, J., Zierdt, M. G., and Pastalan, J., “A generalized memory polynomial model for digital predistortion of RF power amplifiers,” Signal Processing, IEEE Transactions on, vol. 54, no. 10, pp. 3852–3860, 2006.CrossRefGoogle Scholar

[21] Teikari, I., Digital Predistortion Linearization Methods for Power Amplifiers. Espoo: Helsinki University of Technology, 2008.Google Scholar

[22] Singerl, P., Complex Baseband Modeling and Digital Predistortion for Wideband RF Power Amplifiers. Graz: Graz University of Technology, 2006.Google Scholar

[23] Ruotsalainen, H.. Investigation of Orthogonal Basis Expansions for Adaptive Wiener Models. Espoo: Aalto University of Science and Technology, 2010.Google Scholar

[24] Cripps, S. C. and Books24x7 Inc., RF Power Amplifiers for Wireless Communications, Boston: Artech House, 2006.Google Scholar

[25] Miller, K., Improvements to a DOCSIS 3.0 Upstream Transmitter. Irvine, CA: Broadcom Corporation, 2010.Google Scholar

[26] Krauss, H. L., Bostian, C. W., and Raab, F. H., Solid State Radio Engineering. New York: Wiley, 1980, xv, 534 p.Google Scholar

[27] Hui, P. and Abidi, A. A., “Spectral spurs due to quantization in Nyquist ADCs,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 51, no. 8, pp. 1422–1439, 2004.Google Scholar

[28] Panter, P. F. and Dite, W., “Quantization distortion in pulse-count modulation with nonuniform spacing of levels,” Proceedings of the IRE, vol. 39, no. 1, pp. 44–48, 1951.CrossRefGoogle Scholar

[29] Smith, B., “Instantaneous companding of quantized signals,” Bell System Technical Journal, The, vol. 36, no. 3, pp. 653–710, 1957.CrossRefGoogle Scholar

[30] Lloyd, S., “Least squares quantization in PCM,” Information Theory, IEEE Transactions on, vol. 28, no. 2, pp. 129–137, 1982.CrossRefGoogle Scholar

[31] Black, W. C. Jr. and Hodges, D., “Time interleaved converter arrays,” Solid-State Circuits, IEEE Journal of, vol. 15, no. 6, pp. 1022–1029, 1980.CrossRefGoogle Scholar

[32] Kester, W., Noise power ratio (NPR) – a 65-year old telephone system specification finds new life in modern wireless applications, Tutorial MT-005. 2009. Available at: http://www.analog.com/static/imported-files/tutorials/MT-005.pdf.

[33] Holbrook, B. D. and Dixon, J. T., “Load rating theory for multi-channel amplifiers,” Bell System Technical Journal, The, vol. 18, no. 4, pp. 624–644, 1939.CrossRefGoogle Scholar

[34] Irons, F. H., Riley, K. J., and Hummels, D. M., “The noise power ratio-theory and ADC testing,” in Instrumentation and Measurement Technology Conference, 1999. IMTC/99. Proceedings of the 16th IEEE, 1999.Google Scholar

[35] Darabi, H., et al., “A fully integrated quad-band GPRS/EDGE radio in 0.13mm CMOS,” in Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, 2008.

[36] Ashok, A., Subbiah, I., and Heinen, S., “System design for an experimental cognitive transceiver,” in Ph.D. Research in Microelectronics and Electronics (PRIME), 2013 9th Conference on, 2013.

[37] Ingels, M., Giannini, V., Borremans, J., et al., “A 5 mm2 40 nm LP CMOS transceiver for a software-defined radio platform,” Solid-State Circuits, IEEE Journal of, vol. 45, no. 12, pp. 2794–2806, 2010.CrossRefGoogle Scholar

[38] Jiangfeng, W., Chen, C.-Y., Li, T., et al., “A 240-mW 2.1-GS/s 52-dB SNDR pipeline ADC using MDAC equalization,” Solid-State Circuits, IEEE Journal of, vol. 48, no. 8, pp. 1818–1828, 2013.CrossRefGoogle Scholar

[39] Kulchycki, S., Software defined radio: don't talk to me about ENOBs, Part 2. RF & Microwave Designline 2010. Available at: http://i.cmpnet.com/rfdesignline/2010/09/808_ENOBS_pt2.pdf.

[40] Kulchycki, S., Software defined radio: don't talk to me about ENOBs: Part 1. RF & Microwave Designline 2010. Available at: http://i.cmpnet.com/rfdesignline/2010/09/807_ENOBS_pt1.pdf.

[41]IEEE Standard for Terminology and Test Methods for Analog-To-Digital Converters, IEEE Std 1241–2000, 2001: p. i.

[42] Brandolini, M., Cascode power DAC. Irvine, CA: Broadcom Corporation, 2011.

[43] Johnson, E., “Physical limitations on frequency and power parameters of transistors,” in IRE International Convention Record, 1965.

[44] Sen, H., Ke, W., Guogo, L., et al., “High-f(MAX) high Johnson's Figure-of-Merit 0.2-mu m gate AlGaN/GaN HEMTs on silicon substrate with AlN/SiNx passivation,” Electron Device Letters, IEEE, vol. 35, no. 3, pp. 315–317, 2014.Google Scholar

[45] Gardner, F. M., Phaselock Techniques, Hoboken, NJ: John Wiley & Sons, 2005, xxii, 425 p.CrossRefGoogle Scholar

[46] Rohde, U. L.. Microwave and Wireless Synthesizers: Theory and Design. New York: John Wiley, 1997, xvii, 638 p.CrossRefGoogle Scholar

[47] Arkesteijn, V. J.. Klumperink, E. A., and Nauta, B., “Jitter requirements of the sampling clock in software radio receivers,” Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 53, no. 2, pp. 90–94, 2006.Google Scholar

[48] Allan, D. W., “Statistics of atomic frequency standards,” Proceedings of the IEEE, vol. 54, no. 2, pp. 221–230, 1966.CrossRefGoogle Scholar

[49] Lance, A. L., et al., “Automating phase noise measurements in the frequency domain,” in 31st Annual Symposium on Frequency Control, 1977.

[50]Time domain oscillator stability measurement – Allan variance. 02/2012. Available at: http://cdn.rohde-schwarz.com/pws/dl_downloads/dl_application/application_notes/1ef69/1EF69_E3.pdf.

[51] Gheen, K., Phase noise measurement methods and techniques. 2012. Available at: http://www.keysight.com/upload/cmc_upload/All/PhaseNoise_webcast_19Jul12.pdf?&cc=US&lc=eng.

[52] Notten, M. and Sinderen, J.van, “A low-IF bipolar double-quadrature mixer exhibiting 53 dB of image rejection [TV tuner application],” in Bipolar/BiCMOS Circuits and Technology, 2004. Proceedings of the 2004 Meeting, 2004.

[53] Netterstrom, A., “Using digital pre-distortion to compensate for analog signal processing errors,” in Radar Conference, 1990. Record of the IEEE 1990 International, 1990.

[54] Chun-Huat, H., et al., “A CMOS TV tuner/demodulator IC with digital image rejection,” in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, 2005.

[55] Gatta, F., Gomez, R., Shin, Y. J., et al., “An embedded 65 nm CMOS baseband IQ 48 MHz – 1 GHz dual tuner for DOCSIS 3.0,” Solid-State Circuits, IEEE Journal of, vol. 44, no. 12, pp. 3511–3525, 2009.CrossRefGoogle Scholar

[56] Choi, S., Cichocki, A., Park, H.-M., and Lee, S.-y., “Blind source separation and independent component analysis: a review,” Neural Information Processing – Letters and Reviews, vol. 6, no. 1, 2005.Google Scholar

[57] Widrow, B., Glover, J. R., McCool, J. M., et al., “Adaptive noise cancelling: principles and applications,” Proceedings of the IEEE, vol. 63, no. 12, pp. 1692–1716, 1975.CrossRefGoogle Scholar

[58] Weldon, J. A., Narayanaswami, R. S., Rudell, J. C., et al., “A 1.75-GHz highly integrated narrow-band CMOS transmitter with harmonic-rejection mixers,” Solid-State Circuits, IEEE Journal of, vol. 36, no. 12, pp. 2003–2015, 2001.CrossRefGoogle Scholar

[59] Ru, Z., Moseley, N. A., Klumperink, E. A. M., and Nauta, B., “Digitally enhanced software-defined radio receiver robust to out-of-band interference,” Solid-State Circuits, IEEE Journal of, vol. 44, no. 12, pp. 3359–3375, 2009.CrossRefGoogle Scholar

[60] Gomez, R., et al., “A full-band processor for reduction of RF mixer LO harmonic images,” in Custom Integrated Circuits Conference (CICC), 2012 IEEE, 2012.

[61] Moseley, N. A., Klumperink, E. A., and Nauta, B., “Experimental verification of a harmonic-rejection mixing concept using blind interference canceling,” in Wireless Technology, European Conference on, EuWiT, 2008.

[62] Ghadam, A. Shahed Hagh, Valkama, M., and Renfors, M., “Adaptive compensation of nonlinear distortion in multicarrier direct-conversion receivers,” in Radio and Wireless Conference, 2004 IEEE, 2004.

[63] Liang, P. and Hong, M., “Design and implementation of software-defined radio receiver based on blind nonlinear system identification and compensation,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 58, no. 11, pp. 2776–2789, 2011.Google Scholar

[64] Jenq, Y. C., “Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers,” Instrumentation and Measurement, IEEE Transactions on, vol. 37, no. 2, pp. 245–251, 1988.CrossRefGoogle Scholar

[65] Kurosawa, N., Kobayashi, H., Maruyama, K., Sugawara, H., and Kobayashi, K., “Explicit analysis of channel mismatch effects in time-interleaved ADC systems,” Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, vol. 48, no. 3, pp. 261–271, 2001.Google Scholar

[66] Saleem, S., “Adaptive blind calibration of gain and timing mismatches in a time-interleaved ADC – A performance analysis,” in Instrumentation and Measurement Technology Conference (I2MTC), 2012 IEEE International, 2012.

[67] Zheng, L., et al., “Timing error calibration in time-interleaved adc by sampling clock phase adjustment,” in Instrumentation and Measurement Technology Conference Proceedings, 2007. IMTC 2007. IEEE, 2007.

[68] Dyer, K. C., Fu, D., Lewis, S. H., and Hurst, P. J., “An analog background calibration technique for time-interleaved analog-to-digital converters,” Solid-State Circuits, IEEE Journal of, vol. 33, no. 12, pp. 1912–1919, 1998.CrossRefGoogle Scholar

[69] Hotz, M. and Vogel, C., “Block processing with iterative correction filters for time-interleaved ADCs,” in Acoustics, Speech and Signal Processing (ICASSP), 2014 IEEE International Conference on, 2014.

[70] Johansson, H. and Lowenborg, P., “Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters,” Signal Processing, IEEE Transactions on, vol. 50, no. 11, pp. 2757–2767, 2002.CrossRefGoogle Scholar

[71] Tertinek, S. and Vogel, C., “Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 55, no. 8, pp. 2273–2286, 2008.Google Scholar

[72] Vogel, C., et al., “A review on low-complexity structures and algorithms for the correction of mismatch errors in time-interleaved ADCs,” in New Circuits and Systems Conference (NEWCAS), 2012 IEEE 10th International. 2012.

[73] Vogel, C. and Mendel, S., “A flexible and scalable structure to compensate frequency response mismatches in time-interleaved ADCs,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 56, no. 11, pp. 2463–2475, 2009.Google Scholar

[74] Fu, D., et al., “Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADC,” in Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE International, 1998.

[75] Huawen, J. and Lee, E. K. F., “A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs,” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 47, no. 7, pp. 603–613, 2000.Google Scholar

[76] Munkyo, S., Rodwell, M. J. W., and Madhow, U., “Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter,” Microwave Theory and Techniques, IEEE Transactions on, vol. 53, no. 3, pp. 1072–1082, 2005.Google Scholar

[77] Chun-Cheng, H., Chung-Yi, W., and Jieh-Tsorng, W., “A CMOS 6-Bit 16-GS/s time-interleaved ADC with digital background calibration,” in VLSI Circuits (VLSIC), 2010 IEEE Symposium on, 2010.

[78] Vogel, C., Saleem, S., and Mendel, S., “Adaptive blind compensation of gain and timing mismatches in M-channel time-interleaved ADCs,” in Electronics, Circuits and Systems, 15th IEEE International Conference on, ICECS 2008.

[79] Elbornsson, J., Gustafsson, F., and Eklund, J. E., “Blind equalization of time errors in a time-interleaved ADC system,” Signal Processing, IEEE Transactions on, vol. 53, no. 4, pp. 1413–1424, 2005.CrossRefGoogle Scholar

[80] Iroaga, E., Murmann, B., and Nathawad, L., “A background correction technique for timing errors in time-interleaved analog-to-digital converters,” in Circuits and Systems, IEEE International Symposium on, ISCAS 2005.

[81] Vogel, C., “A frequency domain method for blind identification of timing mismatches in time-interleaved ADCs,” in Norchip Conference, 2006.

[82] Bo, X., Valdes-Garcia, A., and Sanchez-Sinencio, E., “A configurable time-interleaved pipeline ADC for multi-standard wireless receivers,” in Solid-State Circuits Conference, Proceeding of the 30th European, ESSCIRC 2004.

[83] Vogel, C., Pammer, V., and Kubin, G., “A novel channel randomization method for time-interleaved ADCs,” in Instrumentation and Measurement Technology Conference, 2005. IMTC 2005. Proceedings of the IEEE, 2005.

[84] Adamo, F., Attivissimo, F., Giaquinto, N., and Trotta, A., “A/D converters nonlinearity measurement and correction by frequency analysis and dither,” Instrumentation and Measurement, IEEE Transactions on, vol. 52, no. 4, pp. 1200–1205, 2003.CrossRefGoogle Scholar

[85] Kochan, R., “Method of ADC's nonlinearity identification,” in Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, 2007. IDAACS 2007. 4th IEEE Workshop on, 2007.

[86] Medawar, S., Handel, P., Bjorsell, N., and Jansson, M., “Postcorrection of pipelined analog-digital converters based on input-dependent integral nonlinearity modeling,” Instrumentation and Measurement, IEEE Transactions on, vol. 60, no. 10, pp. 3342–3350, 2011.CrossRefGoogle Scholar

[87] Peng, L., et al., “A Wiener model based post-calibration of ADC nonlinear distortion,” in Electronics, Computer and Applications, 2014 IEEE Workshop on, 2014.

[88] Provost, B. and Sanchez-Sinencio, E., “A practical self-calibration scheme implementation for pipeline ADC,” Instrumentation and Measurement, IEEE Transactions on, vol. 53, no. 2, pp. 448–456, 2004.CrossRefGoogle Scholar

[89] Schmidt, C., et al., “ADC post-compensation using a Hammerstein model,” in Micro-Nanoelectronics, Technology and Applications, Argentine School of, EAMTA 2009.

[90] Kun, S. and Redfern, A., “Blind Volterra system linearization with applications to post compensation of ADC nonlinearities,” in Acoustics, Speech and Signal Processing 2012 IEEE International Conference on, (ICASSP), 2012.

[91] Gu, Z. and Snelgrove, W. M., “A novel self-calibrating scheme for video-rate 2-step flash analog-to-digital converter,” in Circuits and Systems, 1992 IEEE International Symposium on, ISCAS ‘92. Proceedings., 1992.

[92] Lee, C. C. and Flynn, M. P., “A SAR-Assisted Two-Stage Pipeline ADC,” Solid-State Circuits, IEEE Journal of, vol. 46, no. 4, pp. 859–869, 2011.CrossRefGoogle Scholar

[93] Rajaee, O., Musah, T., Maghari, N., et al., “Design of a 79 dB 80 MHz 8X-OSR hybrid delta-sigma/pipelined ADC,” Solid-State Circuits, IEEE Journal of, vol. 45, no. 4, pp. 719–730, 2010.CrossRefGoogle Scholar

[94] Lewis, S. H. and Gray, P. R., “A pipelined 5-Msample/s 9-bit analog-to-digital converter,” Solid-State Circuits, IEEE Journal of, vol. 22, no. 6, pp. 954–961, 1987.CrossRefGoogle Scholar

[95] Kim, J. K. R. and Murmann, B., “A 12-bit, 30-MS/s, 2.95-mW pipelined ADC using single-stage class-AB amplifiers and deterministic background calibration,” in ESSCIRC, 2010 Proceedings of the, 2010.

[96] Jiangfeng, W., et al., “A 240mW 2.1GS/s 12b pipeline ADC using MDAC equalization,” in Custom Integrated Circuits Conference (CICC), 2012 IEEE, 2012.

[97] Sunghyuk, L., Chandrakasan, A. P., and Hae-Seung, L., “22.4 A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration,” in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014 IEEE International, 2014.

[98] Sondhi, M. M. and Presti, A. J., “A self-adaptive echo canceller,” Bell System Technical Journal, The, vol. 45, no. 10, pp. 1851–1854, 1966.CrossRefGoogle Scholar

[99] Yeap, T. H., Fenton, D. K., and Lefebvre, P. D., “A novel common-mode noise cancellation technique for VDSL applications,” Instrumentation and Measurement, IEEE Transactions on, vol. 52, no. 4, pp. 1325–1334, 2003.CrossRefGoogle Scholar

[100] Murmann, B., “A/D converter trends: power dissipation, scaling and digitally assisted architectures,” in Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE, 2008.

[101] Callaway, T. K. and Swartzlander, E. E., “Estimating the power consumption of CMOS adders,” in Computer Arithmetic, 11th Symposium on, 1993. Proceedings, 1993.

[102] Callaway, T. K. and Swartzlander, E. E., “Power-delay characteristics of CMOS multipliers,” in Computer Arithmetic, 13th IEEE Symposium on, 1997. Proceedings, 1997.

[103] Callaway, T. K. and Swartzlander, E. E., “Optimizing arithmetic elements for signal processing,” in VLSI Signal Processing, V, 1992, [workshop on], 1992.

[104] Walden, R. H., “Performance trends for analog to digital converters,” Communications Magazine, IEEE, vol. 37, no. 2, pp. 96–101, 1999.CrossRefGoogle Scholar

[105] Schreier, R. and Temes, G. C., Understanding Delta-Sigma Data Converters. Wiley-IEEE Press, 2005, p. 1 online resource (xii, 446 p.).Google Scholar

[106] Merritt, R., Samueli sees life after Moore's Law. EE Times Online, 2013.

[107] Or-Bach, Z.. 28 nm – the last node of Moore's Law. EE Times Online, 2014. Available at: http://www.eetimes.com/author.asp?doc_id=1321536.

[108] Stillmaker, A., Xiao, Z., and Baas, B., Toward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22nm. Davis, CA: University of California, Davis, 2011.Google Scholar

[109] Murmann, B., ADC Performance Survey 1997–2014. Available at: http://web.stanford.edu/~murmann/adcsurvey.html.

[110] Constantinides, G. A., “Word-length optimization for differentiable nonlinear systems,” ACM Trans. Des. Autom. Electron. Syst., vol. 11, no. 1, pp. 26–43, 2006.CrossRefGoogle Scholar

[111] Sunyoung, K., Lee, J.-Y., Song, S.-J., Cho, N., and Yoo, H.-J., “An energy-efficient analog front-end circuit for a sub-1-V digital hearing aid chip,” Solid-State Circuits, IEEE Journal of, vol. 41, no. 4, pp. 876–882, 2006.Google Scholar

[112] Kim, S.-h., et al., “A study on the adaptive RF front-end for low power consumption ISDB-T receiver,” in Military Communications Conference, 2007. MILCOM 2007. IEEE, 2007.