Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
Rapinoja, Tapio
Stadius, Kari
and
Halonen, Kari
2006.
Behavioral Model based Simulation Methods for Charge-Pump PLL's.
p.
1.
Rapinoja, Tapio
Stadius, Kari
and
Halonen, Kari
2006.
A Low-Power Phase-Locked Loop for UWB Applications.
p.
23.
Wood, John
Tekin, Ahmet
Dave, Adrian
and
Pedrotti, Kenneth
2008.
Giga-hertz rate single slope conversion technique with 512-phase RTWO.
Analog Integrated Circuits and Signal Processing,
Vol. 55,
Issue. 2,
p.
139.
Rapinoja, Tapio
Stadius, Kari
and
Halonen, Kari
2008.
A low-power phase-locked loop for UWB applications.
Analog Integrated Circuits and Signal Processing,
Vol. 54,
Issue. 2,
p.
95.
Jie, Pan
Haigang, Yang
and
Liwu, Yang
2009.
An area-saving dual-path loop filter for low-voltage integrated phase-locked loops.
Journal of Semiconductors,
Vol. 30,
Issue. 10,
p.
105011.
Rapinoja, Tapio
Stadius, Kari
and
Ryynanen, Jussi
2009.
Spectral purity analysis of integer-N PLL.
p.
539.
Leineweber, Thomas
Henkel, Frank
Steinkamp, Jan
Dalluge, Lutz
Waldow, Peter
and
Thornber, Martin
2009.
A 4-octave tuning range integer-/fractional-N synthesizer for low phase noise space applications.
p.
115.
Khan, Tarek
and
Raahemifar, Kaamran
2010.
An ultra-low power 200 MHz-1 GHz programmable frequency divider with novel clear/preset d-latch.
p.
985.
Samadi, S.
Zakeri, B.
and
Zahabi, M.
2011.
Phase noise reduction of charge pump PLLs by using a new approach.
p.
1949.
LEE, Jun Gyu
XU, Zule
and
MASUI, Shoichi
2012.
Loop Design Optimization of Fourth-Order Fractional-N PLL Frequency Synthesizers.
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences,
Vol. E95.A,
Issue. 8,
p.
1337.
Wang, Lidan
and
Li, Zhiqun
2013.
A 0.5 V divider-by-2 design with optimization methods for wireless sensor networks.
Journal of Semiconductors,
Vol. 34,
Issue. 5,
p.
055004.
Ahmad, Nur Syazreen
2014.
A less conservative phaselock criterion with linear matrix inequality condition.
p.
179.
Pandey, Neeta
Gupta, Kirti
and
Choudhary, Bharat
2016.
New Proposal for MCML Based Three-Input Logic Implementation.
VLSI Design,
Vol. 2016,
Issue. ,
p.
1.