Skip to main content Accessibility help
×
Home

Design and Reliability Assessment of Novel 3D-IC Packaging

  • Y.-F. Su (a1), K.-N. Chiang (a1) and Steven Y. Liang (a2)

Abstract

Presently, physical limitations are restricting the development of the microelectronic industry driven by Moore's law. To achieve high-performance, small form factor, and lightweight applications, new electronic packaging methods have exceeded Moore's law. This research proposes a double-chip stacking structure in an embedded fan-out wafer-level packaging with double-sided interconnections. The overall reliability of the solder joints and redistributed lines is assessed through finite element analysis. The application of soft lamination material and selection of a carrier material whose coefficient of thermal expansion (CTE) is close to that of the printed circuit board can effectively enhance the reliability of solder joints over more than 1,000 cycles. A trace/pad junction whose direction is parallel to the major direction of the CTE mismatch is recommended, and the curved portion of trace lines can absorb the expansion of metal lines and filler material. Design-on-simulation methodology is necessary to develop novel packaging structures in the electronic packaging industry.

    • Send article to Kindle

      To send this article to your Kindle, first ensure no-reply@cambridge.org is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about sending to your Kindle. Find out more about sending to your Kindle.

      Note you can select to send to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be sent to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

      Find out more about the Kindle Personal Document Service.

      Design and Reliability Assessment of Novel 3D-IC Packaging
      Available formats
      ×

      Send article to Dropbox

      To send this article to your Dropbox account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Dropbox.

      Design and Reliability Assessment of Novel 3D-IC Packaging
      Available formats
      ×

      Send article to Google Drive

      To send this article to your Google Drive account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Google Drive.

      Design and Reliability Assessment of Novel 3D-IC Packaging
      Available formats
      ×

Copyright

Corresponding author

*Corresponding author (knchiang@pme.nthu.edu.tw)

References

Hide All
1. Moore, G. E., “Cramming more components onto integrated circuits,” Electronics, 38, pp. 114117 (1965).
2. Zhang, G. Q., Graef, M. and Van Roosmalen, F., “The rationale and paradigm of “more than Moore”, ” Proceedings of the 56th Electronic Components and Technology Conference, San Diago, U.S.A. (2006).
3. Lau, J. H., “Evolution and outlook of TSV and 3D IC/Si integration,” Proceedings of the 12th Electronics Packaging Technology Conference, Singapore. (2010).
4. Hu, D. C., Lin, P. and Chen, Y. U., “A TSV-less PoP packaging structure for high bandwith memory,” Proceedings of the 65th Electronic Components and Technology Conference, San Diego, U.S.A. (2015).
5. Kim, J. et al., “Application of through mold via (TMV) as PoP base package,” Proceedings of the 58th Electronic Components and Technology Conference, Lake Buena Vista, U.S.A. (2008).
6. Brunnbauer, M. et al., “An embedded device technology based on a molded reconfigured wafer,” Proceedings of the 56th Electronic Components and Technology Conference, San Diago, U.S.A. (2006).
7. Meyer, T. et al., “Embedded wafer level ball grid array (eWLB),” Proceedings of the 10th Electronics Packaging Technology Conference, Singapore. (2008).
8. Yew, M. C. et al., “Investigation of the trace line failure mechanism and design of flexible wafer level packaging,” IEEE Transactions on Advanced Packaging, 32, pp. 390398 (2009).
9. Yew, M. C. et al., “Reliability analysis of a novel fan-out type WLP,” Soldering & Surface Mount Technology, 21, pp. 3038 (2009).
10. Zudock, F., Meyer, T., Brunnbauer, M. and Wolter, A., “Semiconductor device,” US 809371 (2012).
11. Yew, M. C., Yuan, C. A., Chou, C. Y. and Chiang, K. N., “3D electronic packaging structure having a conductive support substrate,” US 7884464 (2011).
12. Chou, C. Y., Yew, M. C., and Chiang, K. N., “Thin stack package using embedded-type chip carrier,” TW 395318 (2013).
13. Coffin, L. F., “A study of the effects of cycle thermal stress on a ductile metal,” Transactions of ASME, 76, pp. 931950 (1954).
14. Gektin, V., Bar-Cohen, A. and Ames, J., “Coffin-Manson fatigue model of underfilled flip-chips,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, 20, pp. 317326 (1997).
15. Manson, S. S., Thermal stress and low-cycle fatigue, McGraw-Hill, New York (1966).
16. Engelmaier, W., “A method for the determination of ductility for thin metallic material,” Formability of Metallic Material - 2000 A. D., American Society for Testing and Materials, 753, pp. 279295 (1982).
17. Engelmaier, W.Fatigue life of leadless chip carrier solder joints during power cycling,” IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 3, pp. 232237 (1983).
18. Liu, C. M., Lee, C. C., and Chiang, K. N., “Enhancing the reliability of wafer level packaging by using solder joints layout design,” IEEE Transactions on Components and Packaging Technologies, 29, pp. 877885 (2006).
19. “Temperature cycling,” JEDEC JESD22-A104-B, EIA & JEDEC Solid State Technology Association (2000).
20. Yew, M. C., Tsai, M., Hu, D. C., Yang, W. K., Chiang, K. N., “Reliability analysis of a novel fan-out type WLP,” Soldering and Surface Mount Technology, 21, pp.3038 (2009).

Keywords

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed