Hostname: page-component-8448b6f56d-mp689 Total loading time: 0 Render date: 2024-04-25T05:55:47.959Z Has data issue: false hasContentIssue false
  • English
  • Français

Hardware efficient receiver for low-cost ultra-high rate 60 GHz wireless communications

Published online by Cambridge University Press:  03 March 2011

Ahmet Çağrı Ulusoy ,
Gang Liu ,
Andreas Trasser  and
Hermann Schumacher
Ahmet Çağrı Ulusoy*
Affiliation:
Institute of Electron Devices and Circuits, Ulm University, Albert-Einstein-Allee 45, 89081 Ulm, Germany. phone: + 49731 5031589.
Gang Liu
Affiliation:
Institute of Electron Devices and Circuits, Ulm University, Albert-Einstein-Allee 45, 89081 Ulm, Germany. phone: + 49731 5031589.
Andreas Trasser
Affiliation:
Institute of Electron Devices and Circuits, Ulm University, Albert-Einstein-Allee 45, 89081 Ulm, Germany. phone: + 49731 5031589.
Hermann Schumacher
Affiliation:
Institute of Electron Devices and Circuits, Ulm University, Albert-Einstein-Allee 45, 89081 Ulm, Germany. phone: + 49731 5031589.
*
Corresponding author: A. Çağrı Ulusoy Email: ahmet.ulusoy@uni-ulm.de
Get access Rights & Permissions [Opens in a new window]

Abstract

This paper presents a hardware efficient receiver architecture, to be used in low-cost, ultra-high rate 60 GHz wireless communication systems. The receiver utilizes a simple, feed-forward carrier recovery concept, performing phase and frequency synchronization in the analog domain. This enables 1-bit baseband processing without a need of ultra-high speed and high precision analog-to-digital conversion, offering a strong simplification of the system architecture and comparatively low power consumption. In a first prototype implementation, the receiver is realized in a low-cost SiGe technology as two separate ICs: the 60 GHz/5 GHz downconverter, and the intermediate frequency synchronous demodulator. The simple synchronous reception concept is experimentally validated for up to 3.5 Gbit/s data rate, which constituted the limit of the existing experimental setup. Furthermore, the downconverter demonstrates that low-cost technologies (fop/fmax ~ 0.75) can be used to realize short-range data links at 60 GHz, with low-noise amplifiers in a more performant technology as needed.

Keywords

Circuit Design and ApplicationsWireless Systems and Signal Processingultra-wideband communications
Type
Research Article
Information
International Journal of Microwave and Wireless Technologies , Volume 3 , Special Issue 2: 60 GHz Wireless Communication Circuits and Systems , April 2011 , pp. 121 - 129
Copyright
Copyright © Cambridge University Press and the European Microwave Association 2011

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1]Seyedi, A.; Birru, D.: chapter-title>On the design of a multi-gigabit short-range communication system in the 60 GHz band, in 4th IEEE Consumer Communications and Networking Conf. (CCNC), Las Vegas, January 2007.On+the+design+of+a+multi-gigabit+short-range+communication+system+in+the+60+GHz+band,+in+4th+IEEE+Consumer+Communications+and+Networking+Conf.+(CCNC),+Las+Vegas,+January+2007.>Google Scholar
[2]Choi, C.-S. et al. : 60-GHz OFDM systems for multi-gigabit wireless LAN applications, in 7th IEEE Consumer Communications and Networking Conf. (CCNC), Las Vegas, February 2010.CrossRefGoogle Scholar
[3]Chan Ho, P.; Dong Sik, W.; Tae Gyu, K.; Sang Kyu, L.; Kang Wook, K.: Implementation of a phase-locked loop clock recovery module for 40 Gb/s optical receivers. in Int. Microw. Symp. (IMS), Long Beach, October 2005.Google Scholar
[4]Simon, M.K.: On the bit-error probability of differentially encoded QPSK and offset QPSK in the presence of carrier synchronization. IEEE Trans. Commun., 5 (2006), 806–812.Google Scholar
[5]Ulusoy, A.Ç.; Liu, G.; Peter, M.; Fellbecker, R.; Abdine, H.; Schumacher, H.: A BPSK/QPSK receiver architecture suitable for low-cost ultra-high rate 60 GHz wireless communications, in Eur. Microwave Conf. (EuMC), Paris, September 2010.CrossRefGoogle Scholar
[6]Noe, R.: Phase noise-tolerant synchronous QPSK/BPSK baseband type intradyne receiver concept with feedforward carrier recovery. J. Lightw. Technol., 23 (2005), 802–808.CrossRefGoogle Scholar
[7]TES Electronic solutions, http://www.tes-dst.com/tes-dst/technology-a-ip/siliconfpga-ip.html, accessed November 2010.Google Scholar
[8]Grujić, D.; Savić, M.; Bingöl, C.; Saranovac, L.: Wide-bandwidth 60 GHz differential LNA in SiGe:C Technology” in 5th European Conf. Circuits and Systems for Communications (ECCSC), Belgrade, November 2010.Google Scholar
[9]Johansen, T.K.; Vidkjaer, J.; Krozer, V.: Analysis and Design of wide-band SiGe HBT active mixers. IEEE Trans. Microw. Theory Tech., 53 (2005), 2389–2397.Google Scholar
[10]Liu, G.; Ulusoy, A. Ç.; Trasser, A.; Schumacher, H.: 64 to 86 GHz VCO utilizing push–push frequency doubling in a 80 GHz f t SiGe HBT technology, in IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), New Orleans, January 2010.CrossRefGoogle Scholar
[11]Ulusoy, A. Ç.; Liu, G.; Trasser, A.; Schumacher, H.: A SiGe frequency quadrupler for M-QAM carrier recovery, in IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), New Orleans, January 2010.CrossRefGoogle Scholar
[12]Zhou, L.; Safarian, A.; Heydari, P.: CMOS wideband analogue delay stage. Electron. Lett., 42 (2006), 1213–1214.Google Scholar