Sutherland, I. E., “Micropipelines,”Commun. ACM, vol. 32, no. 6, pp. 720–738, June 1989.CrossRefGoogle Scholar

Furber, S. B., Day, P., Garside, J. D., Paver, N. C., and Woods, J. V., “AMULET1: a micropipelined ARM,” in Proc. IEEE Computer Conf. (COMPCON), March 1994, pp. 476–485.

Paver, N. C., The design and implementation of an asynchronous microprocessor, Ph.D. thesis, Department of Computer Science, University of Manchester, 1994.

Furber, S. B. and Day, P., “Four-phase micropipeline latch control circuits,”IEEE Trans. VLSI Systems, vol. 4, no. 2, pp. 247–253, June 1996.CrossRefGoogle Scholar

Yun, K. Y., Beerel, P. A., and Arceo, J., “High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits,”IEE Proc. Circuits, Devices and Systems, vol. 143, pp. 282–288, October 1996.CrossRefGoogle Scholar

Singh, M. and Nowick, S. M., “MOUSETRAP: high-speed transition-signaling asynchronous pipelines,”IEEE Trans. VLSI, vol. 15, no. 6, pp. 684–698, June 2007.CrossRefGoogle Scholar

Yun, K. Y., Beerel, P. A., Vakilotojar, V., Dooply, A., and Arceo, J., “The design and verification of a low-control-overhead asynchronous differential equation solver,”IEEE Trans. VLSI, vol. 6, no 4, pp. 643–655, December 1998.CrossRefGoogle Scholar

Nowick, S. M., “Design of a low-latency asynchronous adder using speculative completion,”IEE Proc. Computers and Digital Techniques, vol. 143, no. 5, pp. 301–307, September 1996.CrossRefGoogle Scholar

Kim, K., Beerel, P. A., and Hong, Y., “An asynchronous matrix–vector multiplier for discrete cosine transform,” in Proc. Int. Symp. on Low Power Electronics and Design, July 2000, pp. 256–261.

Molnar, C., Jones, I., Coates, W., Lexau, J., Fairbanks, S., and Sutherland, I., “Two FIFO ring performance experiments,”Proc. IEEE, vol. 87, no. 2, pp. 297–307, February 1999.CrossRefGoogle Scholar

Bystrov, A. and Yakovlev, A., “Ordered arbiters,”Electronics Lett., vol. 35, no. 11, pp. 877–879, 1999.CrossRefGoogle Scholar

Martin, A. J., “Programming in VLSI: from communicating processes to delay-insensitive circuits,” in Hoare, C. A. R., ed., Developments in Concurrency and Communication, UT Year of Programming Series, Addison-Wesley, 1990, pp. 1–64.Google Scholar

Tugsinavisut, S., Hong, Y., Kim, D., Kim, K., and Beerel, P. A., “Efficient asynchronous bundled-data pipelines for DCT matrix–vector multiplication,”IEEE Trans. VLSI Systems, vol. 13, no. 4, pp. 448–461, April 2005.CrossRefGoogle Scholar

Tugsinavisut, S., The design and synthesis of concurrent asynchronous systems, Ph.D. thesis, University of Southern California, 2005.Google Scholar

Singh, M. and Nowick, S. M., “MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines,” in Proc. Int. Conf. on Computer Design, September 2001, pp. 9–17.

Sutherland, I. E. and Fairbanks, S., “GasP: a minimal FIFO control,” in Proc. ASYNC, pp. 46–53, 2001.

Farnsworth, C., Edwards, D. A., and Sikand, S. S., “Utilising dynamic logic for low power consumption in asynchronous circuits,” in Proc. Symp. on Advanced Research in Asynchronous Circuits and Systems, November 1994, pp. 186–194.

Furber, S. B. and Liu, J., “Dynamic logic in four-phase micropipelines,” in Proc. 2nd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, March 1996, pp. 11–16.

Choy, C.-S., Butas, J., Povazanec, J., and Chan, C.-F., “A new control circuit for asynchronous micropipelines,”IEEE Trans. Computers, vol. 50, no. 9, pp. 992–997, September 2001.CrossRefGoogle Scholar

Chelcea, T., Venkataramani, G., and Goldstein, S. C., “Self-resetting latches for asynchronous micropipelines,” in Proc. Design Automation Conf., June 2007, pp. 986–989.

Matsubara, G., and Idem, N., “A low power zero-overhead self-timed division and square root unit combining a single-rail static circuit with a dual-rail dynamic circuit,” in Proc. 3rd Int. Symp. on Advanced Research in Asynchronous Circuits and Systems, April 1997, pp. 198–209.