Hostname: page-component-8448b6f56d-c47g7 Total loading time: 0 Render date: 2024-04-22T23:33:33.343Z Has data issue: false hasContentIssue false

SiGe channels for higher mobility CMOS devices

Published online by Cambridge University Press:  31 January 2011

Andreas Naumann
Affiliation:
andreas.naumann@cnt.fraunhofer.de, Fraunhofer Center for Nanoelectronic Technologies, Dresden, Germany
Torben Kelwing
Affiliation:
torben.kelwing@cnt.fraunhofer.de, Fraunhofer Center for Nanoelectronic Technologies, Dresden, Germany
Martin Trentzsch
Affiliation:
martin.trentzsch@globalfoundries.com, GLOBALFOUNDRIES Dresden Module One LLC & Co. KG, Dresden, Germany
Stephan Kronholz
Affiliation:
Stephan-Detlef.Kronholz@globalfoundries.com, GLOBALFOUNDRIES Dresden Module One LLC & Co. KG, Dresden, Germany
Thorsten Kammler
Affiliation:
thorsten.kammler@globalfoundries.com, GLOBALFOUNDRIES Dresden Module One LLC & Co. KG, Dresden, Germany
Stefan Flachowsky
Affiliation:
stefan.flachowsky@et.htw-dresden.de, ZAFT e.V. at HTW Dresden, Dresden, Germany
Tom Herrmann
Affiliation:
tom.herrmann@et.htw-dresden.de, ZAFT e.V. at HTW Dresden, Dresden, Germany
Peter Kücher
Affiliation:
peter.kuecher@cnt.fraunhofer.de, Fraunhofer Center for Nanoelectronic Technologies, Dresden, Germany
Johann W Bartha
Affiliation:
johann.bartha@tu-dresden.de, TU Dresden, IHM, Dresden, Germany
Get access

Abstract

Silicon germanium (SiGe) is considered to substitute silicon (Si) as channel material of p-type MOSFET in future CMOS generations due to its higher hole mobility. In this work we investigate SiGe channels with a germanium concentration of 23 at% and 30 at%, even though the mobility is expected to be higher with even more germanium in the alloy. Low pressure chemical vapor deposition was used for SiGe deposition. A state of the art CMOS process including high-k dielectric and metal gate electrode was applied for fabrication of sub 50 nm gate length devices. As expected from the SiGe channel conduction and valence band offset the threshold voltage of the devices is influenced. The gate stack was directly deposited onto the SiGe layer consisting of a chemically grown base oxide, hafnium-based dielectric and titanium nitride gate electrode. C-V and I-V measurements show comparable CET and leakage values for the high-k metal gate stack on Si and SiGe channels. The trap density at the channel dielectric interface was determined using the charge pumping technique. The device characteristics of n- and p-MOSFETs with SiGe channels are compared to conventional Si channel devices. Short channel mobility was extracted with the gM,LIN-Method.

Keywords

Type
Research Article
Copyright
Copyright © Materials Research Society 2010

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Takagi, S., Iisawa, T., Tezuka, T., Numata, T., Nakaharai, S., Hirashita, N., Moriyama, Y., Usuda, K., Toyoda, E., Dissanayake, S., Shichijo, M., Nakane, R., Sugahara, S., Takenaka, M. and Sugiyama, N., IEEE Tr. Electr. Dev. 55 (1) 21 (2008)10.1109/TED.2007.911034Google Scholar
2 Loo, R., Sorada, H., Inoue, A., Lee, B. C., Hyun, S., Jakschik, S., Lujan, G., Hoffmann, T.Y. and Caymax, M., Semicond. Sci. Technol. 22 (1) S110 (2007)10.1088/0268-1242/22/1/S26Google Scholar
3 Kammler, T., Peidous, I., Wei, A., Romero, K., Reichel, C., Heinemann, S. and Engelmann, H.-J., ECS Transactions, 3 (7) 713718 (2006)10.1149/1.2355866Google Scholar
4 Wei, A., Kammler, T., Höntschel, J., Mowry, A., Bierstedt, H., Hellmich, A., Hempel, K., Rinderknecht, J., Trui, B., Otterbach, R., Horstmann, M., Cayrefourcq, I., Metral, F., Kennard, M., and Guiot, E., ECS Transactions, 3 (7) 719725 (2006)10.1149/1.2355867Google Scholar
5 Fischetti, M.V. & Laux, S.E., J. Appl. Phys, 80 (4) 2234 (1996)10.1063/1.363052Google Scholar
6 Sze, S.M., Physics of Semiconductor Devices (Wiley, New York, 1981), p. 438ffGoogle Scholar