Hostname: page-component-848d4c4894-8kt4b Total loading time: 0 Render date: 2024-06-17T18:16:35.517Z Has data issue: false hasContentIssue false
  • English
  • Français

Surface Conditioning Issues Related to Patiterning and Etching

Published online by Cambridge University Press:  25 February 2011

S.J. Fonash ,
R.A. Ditizio ,
T. Gu ,
P.I. Mikulan ,
O.O. Awadelkarim ,
R.W. Collins ,
J.F. Rembetski ,
K.A. Reinhardt  and
Y.D. Chan
S.J. Fonash
Affiliation:
Center for Electronic Materials and Processing, The Pennsylvania State University, University Park, PA 16802
R.A. Ditizio
Affiliation:
Center for Electronic Materials and Processing, The Pennsylvania State University, University Park, PA 16802
T. Gu
Affiliation:
Center for Electronic Materials and Processing, The Pennsylvania State University, University Park, PA 16802
P.I. Mikulan
Affiliation:
Center for Electronic Materials and Processing, The Pennsylvania State University, University Park, PA 16802
O.O. Awadelkarim
Affiliation:
Center for Electronic Materials and Processing, The Pennsylvania State University, University Park, PA 16802
R.W. Collins
Affiliation:
Center for Electronic Materials and Processing, The Pennsylvania State University, University Park, PA 16802
J.F. Rembetski
Affiliation:
SEMATECH, on assignment from IBM Corporation, Essex Junction, VT 05452
K.A. Reinhardt
Affiliation:
SEMATECH, on assignment from Advanced Micro Devices, Austin, TX 78741
Y.D. Chan
Affiliation:
SEMATECH, on assignment from Rockwell International, Newport Beach, CA 92606
Get access

Abstract

Surface conditioning issues arising from pattern transfer utilizing plasma etching are discussed. Two situations are considered: one in which an oxide on a silicon substrate is exposed to a plasma etching environment and one in which a silicon substrate is exposed to a plasma etching environment. Both situations can lead to the need for surface conditioning and, in some cases, even 950°C, 30 min. furnace anneals or 1050°C, 26 sec. rapid thermal anneals can fail to restore surface and near-surface properties.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 259: Symposium B – Chemical Surface Preparation, Passivation and Cleaning for Semiconductor Growth and Processing , 1992 , 55
Copyright
Copyright © Materials Research Society 1992

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Fonash, S.J., Solid State Tech., 28, 201 (1985).Google Scholar
[2] Fonash, S.J., J. Electrochem. Soc., 137(12), 3885 (1990).Google Scholar
[3] Mu, X.-C., Fonash, S.J., Oehrlein, G.S., Chakravarti, S.N., Parks, C. and Keller, J., J. Appl. Phys., 59, (8), 2958 (1986).Google Scholar
[4] Collins, R.W., Yacobi, B.G., Jones, K.M., and Tsuo, Y.S., J. Vac. Sci. Tech., A4 (2), 153 (1986).Google Scholar
[5] Heddleson, J.W., Horn, M.W., and Fonash, S.J., J. Vac. Sci. Tech., B6 (1), 280 (1988).Google Scholar
[6] Thomas, J.H. III, Mu, X.-C., and Fonash, S.J., J. Electrochem. Soc., 134, 3122 (1987).Google Scholar
[7] Heddleson, J.W., Horn, M.W., and Fonash, S.J., J. Electrochem. Soc., 137(6), 1960 (1990).CrossRefGoogle Scholar