Hostname: page-component-848d4c4894-xm8r8 Total loading time: 0 Render date: 2024-07-04T16:57:33.650Z Has data issue: false hasContentIssue false
  • English
  • Français

Silicon Surface Chemical Treatments in Oxide/Nitride Dielectric Stack Properties

Published online by Cambridge University Press:  01 February 2011

D. Jacques ,
S. Petitdidier ,
J.L. Regolini  and
K. Barla
D. Jacques
Affiliation:
STMicroelectronics, 850 rue J. Monnet F-38926 Crolles–France. david.jacques@st.com
S. Petitdidier
Affiliation:
STMicroelectronics, 850 rue J. Monnet F-38926 Crolles–France. david.jacques@st.com
J.L. Regolini
Affiliation:
STMicroelectronics, 850 rue J. Monnet F-38926 Crolles–France. david.jacques@st.com
K. Barla
Affiliation:
STMicroelectronics, 850 rue J. Monnet F-38926 Crolles–France. david.jacques@st.com
Get access

Abstract

Oxide/Nitride dielectric stack is widely used as the standard dielectric for DRAM capacitors. The influence of the chemical cleaning prior to the stack formation has been studied in this work. As a result, morphological data such as stack surface roughness (Atomic Force Microscopy) and silicon nitride (SiN) incubation time for growth are comparable for all the studied cases on <Si>. However, Tof-SIMS exhibits different oxygen content at the Si/stack interface following the different chemical treatments. Electrical measurements show comparable C-V and I-V results, for the same Equivalent Oxide Thickness (same capacitance at strong accumulation i.e.-3V) while the different studied interfaces bring different interface states density with lower values for higher interfacial oxygen content. For DRAM applications, a clear improvement in electrical characteristics is obtained under low interfacial oxygen content conditions. Results are compared in embedded-DRAM cells for which we developed an industrially compatible dielectric deposition sequence to obtain minimum leakage current with maximum specific capacitance and no particular linking constraints.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 716: Symposium B – Silicon Materials-Processing, Characterization, and Reliability , 2002 , B7.8
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Petitdidier, S., Guyader, F., Barla, K., Rouchon, D., Rochat, N., Erre, R., Bertagna, V., Proceeding of the Cleaning Technology in Semiconductor Device Manufacturing, 2002, in press.Google Scholar
[2] Jacques, D., Regolini, J.L. and Barla, K., J. Non Cryst. Solids 280, 59–62 (2001).Google Scholar
[3] Kern, W. and Puotinen, D., RCA Rev. (1970), 187 Google Scholar
[4] Poindexter, E. H. Caplan, P. J. Deal, B. E. et al., J. Appl. Phys. 52, 879 (1979)Google Scholar
[5] Warren, W.L. et al, J.Electrochem.Soc. 139, 880 (1992)Google Scholar
[6] Bardeleben, H.J. Von and Cantin, J.L., Analyse par RPE des couches Si/SiO/SiN, GPS/Paris 6.Google Scholar
[7] Garcia, S. et al, Appl.Phys.Lett. 67, 3263 (1995)Google Scholar