Skip to main content Accessibility help

Reconfigurable Graphene Logic Device Based on Tilted P-N Junctions

  • Sansiri Tanachutiwat (a1), Ji Ung Lee (a1) and Wei Wang (a1)


In this paper, we introduce a novel reconfigurable graphene logic based on graphene p-n junctions. In this logic device, switching is accomplished by using co-planar split gates that modulate the properties that are unique to graphene, including ambipolar conduction, electrostatic doping, and angular dependent carrier reflection. In addition, the use of these control gates can dynamically change the operation of the device, leading to reconfigurable multi-functional logic. A device model is derived from carrier transmission probability across the p-n junction for allowing quantitative comparison to CMOS logic. Based on this model, we show that the proposed graphene logic has significant advantages over CMOS gate in terms of area, delay, power, and signal restoration. Furthermore, the device utilizes a large graphene sheet with minimal patterning, allowing feasible integration with CMOS circuits, for potential CMOS-graphene hybrid circuits.



Hide All
1. Wallace, P. R., Phys. Rev. 71, 622634 (1947).
2. Huard, B., Sulpizio, J. A., Stander, N., Todd, K., Yang, B., and Goldhaber-Gordon, D., Phys. Rev. Lett. 98, 236803 (2007).
3. Cheianov, V. V., Falko, V., and Altshuler, B. L., Science 315, 12521255 (2007).
4. Cheianov, V. V. and Fal’ko, V. I., Phys. Rev. B 74, 041403(R) (2006).
5. Low, Tony, Hong, Seokmin, Appenzeller, Joerg, Datta, Supriyo, and Lundstrom, Mark, IEEE Trans. Electron Devices 56 (6), 12921299 (2009).
6. McCann, E., Kechedzhi, K., Fal’ko, Vladimir I., Suzuura, H., Ando, T., and Altshuler, B. L., Phys. Rev. Lett. 97, 146805 (2006).
7. Das, A., Chakraborty, B., Piscanec, S., Pisana, S., Sood, A. K., and Ferrari, A. C., Phys. Rev. B 79, 155417 (2009).
8. Wang, X., Ouyang, Y., Li, X., Wang, H., Guo, J., and Dai, H., Phys. Rev. Lett. 100, 206803 (2008).
9. Chen, Z., Lin, Y., Rooks, M. J., and Avouris, P., Physica E 40 (2), 228232 (2007).
10. Stander, N., Huard, B., and Goldhaber-Gordon, D., Phys. Rev. Lett. 102, 026807 (2009).
11. International Technology Roadmap for Semiconductor, (2009).
12. Giovannetti, G., Khomyakov, P. A., Brocks, G., Karpan, V. M., van den Brink, J., and Kelly, P. J., Phys. Rev. Lett. 101, 026803 (2008).
13. Predictive Technology Model, (2009).


Reconfigurable Graphene Logic Device Based on Tilted P-N Junctions

  • Sansiri Tanachutiwat (a1), Ji Ung Lee (a1) and Wei Wang (a1)


Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed