Skip to main content Accessibility help

Interconnects and Contacts for VLSI Applications

  • A. K. Sinha (a1)


The power of VLSI circuits is, to a large measure, derived through an extensive network of fine-line metalization interconnects used to wire up various components on the chip. For example, the 1Mb DRAM utilizes three levels of conductors to interconnect over one million each of transistors and capacitors on a chip. The combination of larger chip dimensions and finer scaling generates several technology concerns that must be addressed by a variety of measures, including an optimum choice of metalization processes. These concerns are related to parasitics, defect density and generic reliability.

This talk will review trends in materials/processes to control RC time constants, series resistances, fine-line metal defects during pattern transfer, control of topography-related defects and generic reliability related issues such as contact electromigration and ∝-particle sensitivities.



Hide All
1) Kirsch, H. C., Clemons, D. G., Davar, S., Harman, J. E., Holder, C. H., Hunsicker, W. F., Procyk, F. J., Stefany, J. H. and Yaney, D. S., ISSCC Digest, p. 256 (1985).
2) Sinha, A. K., Cooper, J. A. Jr and Levinstein, H. J., IEEE Electron Device Letters, EDL3, 90 (1982).
3) Murarka, S. P., Fraser, D. B., Sinha, A. K. and Levinstein, H. J., IEEE Trans. Electron Devices, ED 27, 1409 (1980).
4) Okumura, K. and Moriya, T. in VLSI Science and Technology/1985, edited by Bullin, W. M. and Broydo, S., Electrochemial Society, Pennington, NJ, p. 163.
5) Ting, C. Y., IEDM Technical Digest, IEEE, p. 110 (1984).
6) Griffing, B. F. and West, P. R., IEEE Electron Device Letters, EDL4, 14 (1983).
7) Green, M. L. and Levy, R. A., J. Electrochemical Society, 132, 1243 (1985).
8) Broadbent, E. J. and Ramiller, C. J., J. Electrochemical Society, 131, 1427 (1984).
9) Sinha, A. K. and Sheng, T. T., Thin Solid Films, 48, 117 (1978).
10) Yue, J. T., Funsten, W. P. and Taylor, R. V., Proc IRPS, IEEE, p. 126 (1985).
11) Klema, J., Pyle, R., and Pomangue, E., Proc IRPS, IEEE, p. 1 (1984).
12) Gargini, P. A., Tseng, C. and Woods, M. H., Proc IRPS, IEEE, p. 66 (1982).
13) Vaidya, S. and Sinha, A. K., Proc IRPS, IEEE, p. 50 (1982).
14) Vaidya, S., Schutz, R. J. and Sinha, A. K., J. Appl. Phys., 55, 3514 (1984).
15) Vaidya, S., Fraser, D. B. and Sinha, A. K., Proc IRPS, IEEE, p. 165 (1980).
16) Ho, P. S. in VLSI Science and Technology/1985, edited by Bullis, W. M. and Broydo, S., The Electrochemical Society, Pennington, NJ, p. 146 (1985).
17) Turner, T. and Wendel, K., Proc IRPS, IEEE, p. 142 (1985).
18) Woods, M. H. and Euzent, B. L., IEDM Tech. Digest, IEEE, p. 50 (1984).

Interconnects and Contacts for VLSI Applications

  • A. K. Sinha (a1)


Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed