Skip to main content Accessibility help

Fabrication and Evaluation of 3D Packages with Through Hole Via

  • Dong Min Jang (a1), Kwang Yong Lee (a2), Chung Hyun Ryu (a3), Byeong Hoon Cho (a4), Tae Sung Oh (a5), Joung Ho Kim (a6), Won Jong Lee (a7) and Jin Yu (a8)...


System in package (SiP) is a superb candidate to enhance the area efficiency and performance of electronic packaging. Here, recent work on stacked chip type 3D SiP with vertically interconnected through hole vias are reported. The process includes; formation of 50um-diameter via holes, conformal deposition of SiO2 dielectric layer, deposition of Ta and Cu barrier layers, via filling by Cu electroplating, Cu/Sn bump formation for multi-chip stacking, and finally chip-to-PCB bonding using Sn-3.0Ag-0.5Cu solder and ENIG pad. A prototype 3D SiP stacked up to 10 layers was successfully fabricated.

A high frequency electrical model of the through hole via was proposed and the model parameters were extracted from measured S-parameters. The proposed model was verified by TDR/TDT (time domain reflectometry/time domain transmission) and eye-diagram measurement. Contact resistances of Cu via and bump joint were presented.



Hide All
1. Al-Sarawi, S. F., Abbott, D., and Franzon, P. D., IEEE Trans. CPMT. 21B, 2 (1988)
2. Sheng, S., Chandrakasan, A., and Brodersen, R. W., IEEE Commun. Mag. 30, 64 (1992)10.1109/35.210358
3. Terrill, R. E., Proc. 1995 Int. Conf. Multichip Modules, Denver, CO, 711 (1995)
4. Crowley, R., “Three-dimensional electronics packaging", Tech. Rep., Techsearch Int. Inc. Austin, TX, 159161 (1993)
5. Ehrmann, O., Buschick, K., Chmiel, G., and Pareds, A., Proc. Int. Conf. Multichip Modules, Denver, CO (1995)
6. Kanbach, H., Wilde, J., Kriebel, F., and Meusel, E., Int. Conf. on High Density Packaging and MCMs, 248253 (1999)
7. Karnezos, M., Carson, F. and Pendse, R., “3D packaging promises performance, reliability gains with small footprints and lower profiles", Chip Scale Review (2005)
8. Takahashi, K., Terao, H., Tomita, Y., Yamaji, Y., Hoshino, M., Sato, T., Morifuji, T., Sunohara, M. and Bonkohara, M., Jpn. J. Appl. Phys. 40, 3032 (2001)10.1143/JJAP.40.3032
9. Matsumoto, T., “Three-dimensional integration technology based on wafer bonding technique using micro-bumps", Ext. Abstr. Int. Conf. Solid State Devices Mater. Osaka., Japan, 1073–1073 (1995)
10. Ramm, P., Microelectron. Eng. 37, 39 (1997)
11. Lee, K. Y., Lee, Y. H., Kim, Y. H., and Oh, T. S., J. Kor. Inst. Met. Mater. 43, 248 (2005)



Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed