Skip to main content Accessibility help
×
Home

The Effect of Microstructure and Processing Procedures on the Resistivity of Co-Sputtered W-Si Layers on GaAs Substrates

  • S. Carter (a1), A. E. Staton-Bevan (a1), D. A. Allan (a2) and J. Herniman (a2)

Abstract

The relationship between microstructure, composition, resistivity and processing procedures of W-Si layers on (100) GaAs was examined for both “as deposited” specimens and specimens annealed at temperatures between 100°C and 1000°C. TEM, EDAX, SIMS, AUGER and four point probe resistivity measurements were employed.

The layers, exhibiting a columnar growth structure typical of sputter deposition, are amorphous below ≈ 800°C. At 700°C, the formation of pits, attributed to the outdiffusion of Ga and As into the W-Si layer, is observed at the W-Si/GaAs interface. The Ga and As outdiffusion was confirmed for temperatures above 700°C. The layers annealed between 800°C and 1000°C consist of a polycrystalline mixture of αW, βW and W5Si3 with coarse particles, thought to be W5Si3 precursors, formed along the W-Si/GaAs interface and protruding into the substrate. As the frequency of these protrusions increases with increasing temperature, the resistivity of the W-Si layers decreases.

Both the composition and the resistivity of the W-Si thin films are affected by the processing procedure. The Si/W ratio of the W-Si thin films decreases whilst their resistivity significantly increases as a result of etching away the Si3N4 capping layer using HF. It is thought that this is due to the removal of Si-oxides formed within the layer during the W and Si sputtering. The decrease in the Si/W ratio and the increase in resistivity are not observed if an A1N capping layer is used.

Copyright

References

Hide All
[1] Yokoyama, N., Ohnishi, T., Onodera, H., Shinoki, T., Shibatomi, T. and Ishikawa, H: IEEE International Solid-State Circuit Conf., Digest of Tech. Papers, vol.XXVI. 44, 1983
[2] Kanamori, M., Nagai, K. and Nozaki, T: IEEE GaAs IC Symp. Tech. Digest, 49, 1985
[3] Kotera, N., Shigeta, J., Ueyanagi, K., Miyazaki, M., Yanazawa, H., Imamura, Y., Tanaka, H. and Hashimoto, N: IEEE GaAs IC Symp. Tech. Digest, 41, 1985
[4] Allan, D.A., Ng, T.K. and Gilbert, M.J: Proc. ESSDER Conf., Bologna, Italy, 801, 1987
[5] Allan, D.A. and Sullivan, P.J: U.K. Patent Application No. A23584 and A23741
[6] Thornton, J.A: J. Vac. Sci. Technol., A4(6), 3059, 1986
[7] Lahav, A.G., Wu, C.S. and Baiocchi, F.A: J. Vac. Sci. Technol., B6(6), 1785, 1988
[8] Takatani, S., Matsuoka, N., Shigeta, J. and Hashimoto, N: J.Appl. Phys., 61(1) 220, 1987
[9] Smits, F.M: Bell Syst. Tech. J., 37, 711, 1958
[10] Carter, S. and Staton-Bevan, A.E: Inst. Phys. Conf. Ser. No.100: Section 8, 683–688, Paper presented at Microsc. Semicond. Mater. Conf., Oxford, 10–13 April, 1989

The Effect of Microstructure and Processing Procedures on the Resistivity of Co-Sputtered W-Si Layers on GaAs Substrates

  • S. Carter (a1), A. E. Staton-Bevan (a1), D. A. Allan (a2) and J. Herniman (a2)

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed