Hostname: page-component-8448b6f56d-t5pn6 Total loading time: 0 Render date: 2024-04-24T05:48:22.419Z Has data issue: false hasContentIssue false

Development of A Silane Rich CVD Tungsten Process

Published online by Cambridge University Press:  25 February 2011

Sanjay Tripathi
Affiliation:
Technology and Manufacturing Group, Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA 95052
Farhad Moghadam
Affiliation:
Technology and Manufacturing Group, Intel Corporation, 2200 Mission College Blvd., Santa Clara, CA 95052
Get access

Abstract

The economics of manufacturing is driving the use of larger wafer sizes. At the same time smaller device geometries place more stringent requirements on film properties. Maintaining tight control of metal film properties in larger reactors presents unique challenges in the development of manufacturing worthy processes. This paper presents the development of a CVD tungsten process that was necessitated by the requirement for stable deposition uniformity with the conversion of wafer sizes from 6“ to 8”. The scaled up version of the 6“ process was rendered obsolete in the 8” tool due to unacceptable drifts in deposition uniformity.

Fluorine build up in the reaction chamber from the silane (SiH4) and hydrogen (H2) reduction of tungsten hexafloride (WF6) was identified to be the main cause for the process instability. We discuss how the problem was identified and how the new process was developed. Data on the uniformity of deposited films, collected over several hundred wafers with the old process and the new process show the new process to be superior. Device yield and electrical parameter data show the new process to be at least as good as the previous process.

Type
Research Article
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)