Skip to main content Accessibility help
×
Home

Advanced Ion Implantation Technology for High Performance Transistors

  • Kyoichi Suguro (a1), Atsushi Murakoshi (a2), Toshihiko Iinuma (a2), Haruko Akutsu (a2), Takeshi Shibata (a2), Yoshikazu Sugihara (a2) and Katsuya Okumura (a2)...

Abstract

Cryo-implantation technology is proposed for reducing crystal defects in Si substrates. The substrate temperature was controlled to be below at -160°C during ion implantation. No dislocation was observed in the implanted layer after rapid thermal annealing. Pn junction leakage was successfully reduced by one order of magnitude as compared with room temperature implantation. Precise dose control is indispensable in channel region of high performance MOSFETs. In order to improve the precision of implanted dose, chip size implantation technology without photoresist mask was developed. In this technology, chip-by-chip implantation can be carried out by step-and-repeat wafer stage, and different implantation conditions are available in the same wafer independent of wafer size.

Copyright

References

Hide All
1. Suzuki, T., Yamaguchi, H., Ohzono, S., Natsuaki, N., Ext.Abst.of the 22nd Int.Conf.on Solid State Device and Materials (1990) pp.11631164.
2. Takakura, M., Kinoshita, T., Uranishi, T., Miyazaki, S., Koyanagi, M., and Hirose, M., Ext.Abst.of the 1991 Int.Conf. on Solid State Device and Materials (1991) pp.219221.
3. Kase, M., Y. Kikuchi Kimura, M., Mori, H., and Liebert, R. B., J. Appl. Lett., 75 (1994) pp.33583364
4. Murakoshi, A., Suguro, K., Iwase, M., Tomita, M., and Okumura, K., Mat. Res. Soc. Symp. Proc. Vol. 610 (MRS, Pittsburg, 2001) B3.8.
5. Shibata, T., Suguro, K., Sugihara, K., Mizuno, H., Yagishita, A., Saito, T., and Okumura, K., IEDM Tech. Dig. (IEEE, New York, 2000) p.869.
6. Watkins, G. D., Mat. Res. Soc. Symp. Proc. Vol. 469 (MRS, Pittsburg, 1997) pp.139150.
7. Nishihashi, T., Kashimoto, K., Fujiyama, J., Sakurada, Y., Shibata, T., Suguro, K., Sugihara, K., and Okumura, K., Abstract of EIPBN 2001.

Advanced Ion Implantation Technology for High Performance Transistors

  • Kyoichi Suguro (a1), Atsushi Murakoshi (a2), Toshihiko Iinuma (a2), Haruko Akutsu (a2), Takeshi Shibata (a2), Yoshikazu Sugihara (a2) and Katsuya Okumura (a2)...

Metrics

Altmetric attention score

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed