Hostname: page-component-77c89778f8-7drxs Total loading time: 0 Render date: 2024-07-20T05:53:04.978Z Has data issue: false hasContentIssue false
  • English
  • Français

Suppression of Parasitic BJT Action in Single Pocket Thin Film Deep Sub-Micron SOI MOSFETs.

Published online by Cambridge University Press:  01 February 2011

Najeeb-ud-Din ,
Aatish K. Mohan ,
V. Dunga ,
V. Ramgopal Rao  and
J. Vasi
Najeeb-ud-Din
Affiliation:
Electrical Engineering Department Indian Institute of Technology, Bombay, Powai, Mumbai - 400 076, India
Aatish K. Mohan
Affiliation:
Electrical Engineering Department Indian Institute of Technology, Bombay, Powai, Mumbai - 400 076, India
V. Dunga
Affiliation:
Electrical Engineering Department Indian Institute of Technology, Bombay, Powai, Mumbai - 400 076, India
V. Ramgopal Rao
Affiliation:
Electrical Engineering Department Indian Institute of Technology, Bombay, Powai, Mumbai - 400 076, India
J. Vasi
Affiliation:
Electrical Engineering Department Indian Institute of Technology, Bombay, Powai, Mumbai - 400 076, India
Get access

Abstract

A study of parasitic bipolar junction transistor effects in single pocket thin film siliconon-insulators (SOI) nMOSFETs has been carried out. Characterization and simulation results show that parasitic bipolar junction transistor action is reduced in single pocket SOI MOSFETs in comparison to homogeneously doped conventional SOI MOSFETs. A novel Gate-Induced-Drain-Leakage (GIDL) current technique was used to characterize the SOI MOSFETs. 2 - D simulations were carried out to analyze the reduced parasitic bipolar junction effect in single pocket thin film SOI MOSFETs.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 716: Symposium B – Silicon Materials-Processing, Characterization, and Reliability , 2002 , B1.1
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Colinge, J. P., Silicon-on-Insulator Technology: Materials to VLSI (2nd Edition), Kluwer Academic Publishers Boston, USA, 1997.Google Scholar
2. Colinge, J. P., “Fully Depleted SOI CMOS for Analog Applications,” IEEE Trans. Electron Devices, vol. 45, pp.1010–1016, May 1998.Google Scholar
3. Choi, Jin-Young, and Fossum, Jerry G., “Analysis and Control of Floating-Body Bipolar Effects in Fully Depleted Submicrometer SOI MOSFETs”, IEEE Trans. Electron Devices, vol. 38, pp.1384–1391, June 1991.Google Scholar
4. Chen, C. E. D., Matloubian, M., Sundaresan, R, Mao, B. Y., C, C. Wei and Pollack, G.P., “Single transistor latch in SOI MOSFET's,” IEEE Electron Device Lett., vol. 9, pp.636–638, Dec, 1988.Google Scholar
5. Young, K.K. and Burns, J.A., “Avalanche- induced drain-source breakdown in silicon-oninsulator n-MOSFET's,” IEEE Trans. Electron Devices, vol. 35, pp.426–431, Apr. 1988.Google Scholar
6. Okumura, Y., Shirahata, M., Okudaira, T., Hachisuka, A., Arima, H., Matsukawa, T. and Tsoubuchi, N., IEEE IEDM Tech. Dig., San Francisco, California, p. 391, 1990.Google Scholar
7. Cheng, B., Rao, V. Ramgopal, Ikegami, B., and Woo, J.C.S., “Realization of sub 100 nm asymmetric Channel MOSFETs with Excellent Short-Channel Performance And Reliability”, Technical Digest, 28th European Solid-State Device Research Conference (ESSDERC), Bordeaux, France, 1998.Google Scholar
8. Cheng, B., Inani, A., Rao, V. Ramgopal, and Woo, J.C.S., “Channel Engineering for High Speed Sub-1.0 V Power Supply Deep Sub-Micron CMOS”, Technical Digest, Symposium on VLSI Technology, Kyoto, Japan, pp.69–70, 1999.Google Scholar
9. Miyamoto, M., Toyota, K., Seki, K., and Nagano, T., “An asymmetrically doped buried.layer (ADB) structure for low.voltage mixed analog-digital CMOS LSI's,” IEEE Trans. Electron Devices, vol. 46, pp.1699–1704, 1999.Google Scholar
10. Cheng, B., Rao, V. Ramgopal, and Woo, J. C. S., “Sub 0.18 um SOI MOSFETs Using Lateral Asymmetric Channel Profile and Ge Pre-amorphization Salicide Technology”, Proceedings of the IEEE International SOI Conference, Stuart, Florida, USA, pp.113–114, 1998.Google Scholar
11. TSPREM4, two-dimensional process Simulation Program, version 4.1, Technology Modeling Associates, Inc., Sunnyvale, California.Google Scholar
12. Chan, T. Y., Chen, J., Ko, P. K., and Hu, C., “The impact of gate-induced-drain-leakage on MOSFET scaling”, IEEE IEDM Technical Digest, pp. 718–721, 1987.Google Scholar
13. Chen, J., Assaderaghi, F., Ko, P. K., and Hu, C., “The enhancement of Gate-Induced-Drain-Leakage current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain β”, IEEE Electron Device Lett., vol. 13, pp. 572–574, 1992.Google Scholar
14.Medici, two-dimensional Device Simulation Program, version 4.0, Technology Modeling Associates, Inc., Sunnyvale, California, USA.Google Scholar