Hostname: page-component-7c8c6479df-27gpq Total loading time: 0 Render date: 2024-03-28T19:43:58.840Z Has data issue: false hasContentIssue false

Simulation of Microstructure and Surface Profiles of Thin Films for VLSI Metallization

Published online by Cambridge University Press:  29 November 2013

Get access

Extract

A crucial step in the manufacture of very large-scale integration (VLSI) integrated circuits is the fabrication of reliable, low-resistance metal interconnects between semiconductor devices. The fabrication of these interconnects is generally performed by depositing a blanket metal film and then patterning it by lithographic and etching techniques. The primary means of depositing thin metal films for VLSI interconnects are sputtering and chemical vapor deposition (CVD).

The creation of reliable interconnects is, however, complicated by a number of issues. In order to obtain low contact resistance, to inhibit reactions with the silicon, and to provide good adhesion to both Si and SiO2, contact, barrier, and adhesion layers are generally deposited prior to the deposition of the low-resistance metal film that forms the bulk of the interconnect. If these layers are to provide an effective barrier to diffusion of the interconnection metal to the silicon, they must be deposited in a uniform, homogeneous form. It is also necessary that the primary interconnect material have as high step coverage as is possible in order to reduce current crowding, local heating effects, and electromigration. Unfortunately, as VLSI circuit densities have increased, the fabrication of interconnects requires high aspect-ratio contact cuts, and relatively severe local topographies can result. These factors make it difficult to deposit films with good step and bottom coverage.

In addition to these concerns with the film surface profile, another factor is becoming increasingly significant. Both sputtering and CVD produce thin films with characteristic microstructures. This microstructure consists of columns or grains separated by grain boundaries and voids.

Type
Metallization for Integrated Circuit Manufacturing
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1.Burggraaf, R., Semiconductor International (December, 1990) p. 28.Google Scholar
2.Goldham, W., Neureuther, A.R., Sung, C., Reynolds, J.L., Nandgaonkar, S.N., IEEE Trans. Elect. Dev. 39 (7) (1992) p. 1599.Google Scholar
3.McVittie, J., Rey, J., Cheng, L-Y., Bariya, A., Ravi, S., and Saraswat, K., TECHCON '90, oxtended abstract volume (Semiconductor Research Corporation, San Jose, 1990) p. 16.Google Scholar
4.Cale, T.S., Raupp, G.B., JVST B 8 (6) (1990) p. 1242.Google Scholar
5.Meakin, P., Ramanlal, P., Sander, L.M., and Ball, R.C., Phys. Rev. A 34 (6) (1986) p. 5091.CrossRefGoogle Scholar
6.Dodson, B.W., CRC Critical Reviews in Solid State and Material Sciences 16 (2) (1990) p. 115.CrossRefGoogle Scholar
7.Fang, C.C., Jones, F., Kola, R.R., Celler, G.K., and Prasad, V., JVST B, 11 (6) (1993) p. 2947.Google Scholar
8.Liu, D., Janacek, T., Dew, S.K., Smy, T., and Brett, M.J., JAP, 74 (2) (1993) p. 1339.Google Scholar
9.Dew, S.K., Smy, T., Tait, R.N., and Brett, M.J., JVST A 9 (3) (1991) p. 519.Google Scholar
10.Dew, S.K., Smy, T., and Brett, M.J., IEEE Trans, on Elect. Dev. 39 (7) (1992) p. 1599.CrossRefGoogle Scholar
11.Tait, R.N., Dew, S.K., Smy, T., and Brett, M.J., JVST A A10 (July/Aug 1992) p. 915.Google Scholar
12.Friedrich, L.J., Dew, S.K., Brett, M., and Smy, T., accepted by Thin Solid Films (in press).Google Scholar
13.Movchan, B.A. and Demchishin, A.V., Fiz. Metal. Metalloved. 28 (4) (1969) p. 653.Google Scholar
14.Thornton, J.A., JVST A 4 (6) (1986) p. 3059.Google Scholar
15.Dew, S.K., Smy, T., and Brett, M.J., Jpn. J. Appl. Phys. 33 (1) (2) (1994) p. 1140.Google Scholar
16.Li, P., Smy, L., Dew, S.K., and Brett, M.J., J. Elect. Mat. 23 (11) p. 1215.CrossRefGoogle Scholar