Skip to main content Accessibility help

The stability of Si1−xGex strained layers on small-area trench-isolated silicon

  • K. Schonenberg (a1), Siu-Wai Chan (a2), D. Harame (a1), M. Gilbert (a1), C. Stanis (a1) and L. Gignac (a1)...


The combined effects of isolation stress, active area size, and SiGe misfit strain on dislocation generation in an advanced SiGe heterojunction bipolar transistor (HBT) process were studied. Eight-inch wafers were patterned with polysilicon-filled deep, and oxide-filled shallow trench isolation similar to that used in IBM's analog SiGe HBT technology. Half of the wafers were subjected to an additional stress-producing oxidation prior to SiGe growth. Si1−xGex films containing 0, 5.5, 9, and 13 at.% Ge were grown epitaxially by ultrahigh vacuum chemical vapor deposition (UHV CVD). The films were of constant thickness with an intrinsic Si cap. Some samples received an additional relaxation anneal following deposition. After the growth and anneal cycles, the dislocation density was determined by transmission electron microscopy (TEM). On nonstressed samples, no dislocations were observed in the device areas, even at Ge concentrations which are not stable to misfit dislocation generation in blanket form. This small area effect has been observed on patterned substrates that do not have functional device isolation. On the stressed-isolation wafers, the compressive stress from the oxidation of the trench sidewalls was found to intensify stress in the SiGe films, and to lower the critical strain at which misfit dislocations appeared. In large active areas on these wafers, two distinct dislocation regions were observed. Defects at the edge resembled those caused by isolation stress, while the defects in the center were more typical of the misfit dislocations associated with lattice-mismatch epitaxial films. It is clear that isolation stress must be minimized when fabricating integrated circuits using SiGe epitaxial films. It is also evident that SiGe films grown on nonstressed isolation exhibit the same increase in critical thickness with decreasing lateral dimension that has been observed on much simpler patterned substrates.



Hide All
1.Harame, D. L., Stork, J. M. C., Meyerson, B. S., Hsu, K. Y-J., Cotte, J., Jenkins, K. A., Cressler, J. D., Restle, P., Crabbé, E. F., Subbanna, S., Tice, T. E., Scharf, B. W., and Yasaitis, J. A., Int. Elec. Devices Meeting Tech. Dig., p. 71 (1993).
2.Glenn, J., Case, M., Harame, D., Meyerson, B., and Poisson, R., Bipolar Circuits Tech. Meeting Proc., p. 186 (1995).
3.Case, M., Knorr, S., Larson, L., Rensch, D., Harame, D., Meyerson, B., and Rosenbaum, S., Bipolar Circuits Tech. Meeting Proc., p. 121 (1995).
4.Harame, D., Schonenberg, K., Gilbert, M., Nguyen-Ngoc, D., Malinowski, J., Jeng, S-J., Meyerson, B., Cressler, J., Groves, R., Berg, G., Tallman, K., Stein, K., Hueckel, G., Kermarrec, C., Tice, T., Fitzgibbons, G., Walter, K., Colavito, D., Houghton, T., Greco, N., Kebede, T., Cunningham, B., Subbanna, S., Comfort, J., and Crabbé, E., Int. Elec. Devices Meeting Tech. Dig., p. 437 (1994).
5.van der Merwe, J. V., Single Crystal Films, edited by Francombe, M. H. and Sato, H. (Pergamon, Oxford, 1964), p. 139.
6.Matthews, J. W. and Blakeslee, A. E., J. Cryst. Growth 27, 118 (1974).
7.Stiffler, S. R., Comfort, J., Stanis, C. L., Harame, D. L., de Frésart, E., and Meyerson, B. S., J. Appl. Phys. 70, 1416 (1991).
8.Stiffler, S. R., Stanis, C. L., Goorsky, M., Chan, K. K., and de Frésart, E., J. Appl. Phys. 71, 4820 (1992).
9.Nishida, A., Nakagawa, K., Murakami, E., and Miyao, M., J. Appl. Phys. 71, 5913 (1992).
10.Vescan, L., Stoica, T., Dieker, C., and Luth, H., in Silicon-Based Optoelectronic Materials, edited by Tischler, M. A., Collins, R. T., Thewalt, M. L. W., and Abstreiter, G. (Mater. Res. Soc. Symp. Proc. 298, Pittsburgh, PA, 1993), p. 45.
11.Fitzgerald, E. A., J. Vac. Sci. Technol. B 7, 782 (1989).
12.Stiffler, S. R., Laskey, J. B., Koburger, C. W., and Berry, W. S., IEEE Trans. Electron Devices 37, 1253 (1990).
13.Takano, Y. and Kozuka, H., in Proc. 14th Conf. (1982 Int.) on Solid State Devices (Tokyo, 1982); Jpn. J. Appl. Phys. 22, suppl. 22–1, 553 (1983).
14.Fahey, P. M., Mader, S., Stiffler, S. R., Mohler, R. L., Mis, J. D., and Slinkman, J. A., IBM J. Res. Dev. 36, 158 (1992).
15.Harame, D. L., Comfort, J. H., Cressler, J. D., Crabbé, E. F., Sun, Y-C., Meyerson, B. S., and Tice, T., IEEE Trans. Electron Devices 42, 455 (1995).
16.Meyerson, B. S., Appl. Phys. Lett. 48, 797 (1986).
17.Tsao, J. Y. and Dodson, B. W., Appl. Phys. Lett. 53, 848 (1988).
18.Matsuda, S., Yoshino, C., Nakajima, H., Inou, K., Yoshitomi, S., Katsumata, Y., and Iwai, H., Int. Elec. Devices Meeting Tech. Dig. (1994), p. 885.


Altmetric attention score

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed