Skip to main content Accessibility help
×
Hostname: page-component-78c5997874-fbnjt Total loading time: 0 Render date: 2024-11-09T05:02:35.038Z Has data issue: false hasContentIssue false

Preface

Published online by Cambridge University Press:  31 October 2009

David J. Lilja
Affiliation:
University of Minnesota
Sachin S. Sapatnekar
Affiliation:
University of Minnesota
Get access

Summary

To the engineer, all matter in the universe can be placed into one of two categories: (1) things that need to be fixed, and (2) things that will need to be fixed after you've had a few minutes to play with them.

Quoted by Scott Adams in The Dilbert Principle.

Hardware description languages (HDLs) are used extensively in industry to design digital systems ranging from microprocessors to components within consumer appliances, such as cellular telephones. These languages allow engineers to quickly and precisely specify and document their designs in a high-level language that has strong similarities to conventional programming languages, such as Java, C, and C++. Automatic tools exist to simulate the design using this high-level description and, ultimately, to translate the design from the hardware description language into an actual silicon chip.

There are two primary hardware description languages in use by industry today, Verilog and VHDL. Both languages solve the same basic problem, but in slightly different ways. There are strong adherents to both languages and arguments about which is better often seem to have the feel of a religious war. The Institute of Electrical and Electronic Engineers (IEEE) made Verilog an international standard in 1995 and it continues to be refined and enhanced.

Numerous books have been written to describe both languages. These books range from the IEEE standards document, to tutorial texts that introduce the language to novices, to texts for advanced users that describe the many subtle aspects of the languages. However, these books tend to treat the languages as just another programming language to be learned.

Type
Chapter
Information
Publisher: Cambridge University Press
Print publication year: 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Save book to Kindle

To save this book to your Kindle, first ensure coreplatform@cambridge.org is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about saving to your Kindle.

Note you can select to save to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be saved to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

  • Preface
  • David J. Lilja, University of Minnesota, Sachin S. Sapatnekar, University of Minnesota
  • Book: Designing Digital Computer Systems with Verilog
  • Online publication: 31 October 2009
  • Chapter DOI: https://doi.org/10.1017/CBO9780511607059.001
Available formats
×

Save book to Dropbox

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Dropbox.

  • Preface
  • David J. Lilja, University of Minnesota, Sachin S. Sapatnekar, University of Minnesota
  • Book: Designing Digital Computer Systems with Verilog
  • Online publication: 31 October 2009
  • Chapter DOI: https://doi.org/10.1017/CBO9780511607059.001
Available formats
×

Save book to Google Drive

To save content items to your account, please confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account. Find out more about saving content to Google Drive.

  • Preface
  • David J. Lilja, University of Minnesota, Sachin S. Sapatnekar, University of Minnesota
  • Book: Designing Digital Computer Systems with Verilog
  • Online publication: 31 October 2009
  • Chapter DOI: https://doi.org/10.1017/CBO9780511607059.001
Available formats
×