Hostname: page-component-84b7d79bbc-l82ql Total loading time: 0 Render date: 2024-07-26T10:15:18.770Z Has data issue: false hasContentIssue false
  • English
  • Français

Experimental validation of the “FLoating Island” concept: realization of low on-resistance FLYMOS™ transistors

Published online by Cambridge University Press:  15 September 2005

S. Alves ,
F. Morancho ,
J-M. Reynès ,
J. Margheritta ,
I. Deram  and
K. Isoird
S. Alves*
Affiliation:
LAAS/CNRS, 7 avenue du Colonel Roche, 31077 Toulouse Cedex 4, France Freescale Semiconducteurs France SAS, Av. du Général Eisenhower, BP 72329, 31023 Toulouse Cedex 1, France
F. Morancho
Affiliation:
LAAS/CNRS, 7 avenue du Colonel Roche, 31077 Toulouse Cedex 4, France
J-M. Reynès
Affiliation:
Freescale Semiconducteurs France SAS, Av. du Général Eisenhower, BP 72329, 31023 Toulouse Cedex 1, France
J. Margheritta
Affiliation:
Freescale Semiconducteurs France SAS, Av. du Général Eisenhower, BP 72329, 31023 Toulouse Cedex 1, France
I. Deram
Affiliation:
Freescale Semiconducteurs France SAS, Av. du Général Eisenhower, BP 72329, 31023 Toulouse Cedex 1, France
K. Isoird
Affiliation:
LAAS/CNRS, 7 avenue du Colonel Roche, 31077 Toulouse Cedex 4, France
*
salves@laas.frstephane.alves@freescale.commorancho@laas.frjean-michelreynes@freescale.comjoel.margheritta@freescale.comivana.deram@freescale.comkisoird@laas.fr
Get access

Abstract

The present 14 volts automotive electrical system will soon become 42 volts. For these future automotive applications, development of 80 volts power MOSFETs exhibiting low on-resistance is desired. The “FLoating Island” MOSFET (FLIMOSFET) is one of the new candidates to break the silicon limit, which is the “specific on-resistance/breakdown voltage” trade-off limit of conventional power MOSFETs. In this paper, the “FLoating Island” concept has been implemented on silicon: new vertical N-channel FLIMOSFETs (FLYMOS™) dedicated to automotive applications (below 100 volts) have been fabricated for the first time, using two steps epitaxy process. Experimental results show that the FLYMOS™ transistor exhibit a breakdown voltage of 73 volts but also an improved specific on-resistance compared to conventional VDMOSFETs (33% reduction of the specific on-resistance for the same breakdown voltage). In other words, in terms of “specific on-resistance/breakdown voltage” trade-off, the FLYMOS™ transistor is one of the best MOS devices in low voltage applications. These measurements validate the “FLoating Island” concept and the efficiency of the original edge cell that is used in the FLYMOS™ technology.

Keywords

Type
Research Article
Information
The European Physical Journal - Applied Physics , Volume 32 , Issue 1 , October 2005 , pp. 7 - 13
Copyright
© EDP Sciences, 2005

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

F.G. Kassakian, D.J. Perreault, The future of electronics in automobiles, Proceedings ISPSD'2001, June 2001, Osaka, pp. 15–19
B.J. Baliga, Modern power devices (J. Wiley & Sons, 1987)
N. Cézac, F. Morancho, P. Rossel, H. Tranduc, A. Peyre-Lavigne, A new generation of power unipolar devices: the concept of the FLoating Islands MOS Transistor (FLIMOST), Proceedings ISPSD'2000, Toulouse, pp. 69–72
Chen, X.B., Wang, X., Sin, J.K.O., IEEE T. Electron Dev. 47, 1280 (2000) CrossRef
W. Saitoh, I. Omura, K. Tokano, T. Ogura, H. Ohashi, Ultra low On-resistance SBD with P-buried floating layer, Proceedings ISPSD'02, (June 2002), Santa Fe, pp. 33–36
Fujihira, T., Jpn J. App. Phys. 36, 6254 (1997) CrossRef
G. Deboy, M. März, J-P. Stengl, J. Tihanyi, H. Weber, A new generation of high voltage MOSFETS breaks the limite line of silicon, IEDM Technical Digest 1998, pp. 683–685
ISE TCAD Manual version 8.0
C. Hu, A parametic study of Power MOSFET's, Record of 1979 IEEE Power Electronic Specialists Conference, 1979, pp. 385–395
J. Kim, T.M. Roh, S.-G. Kim, Q.S. Song, J.G. Koo, K.S. Nam, K.-I. Cho, D.S. Ma, High-density low On-resistance MOSFETs employing oxide spacers and self-align technique for DC/DC converter, Proceedings ISPSD'2000, May 2000, Toulouse, pp. 381–384
S. Sobhani, D. Kinzer, L. Ma, D. Asselanis, High density, sub 10 mOhm Rdson 100 volt N-Channel FETs for automotive applications, Proceedings ISPSD'2000, May 2000, Toulouse, pp. 373–376
G.E.J. Koops, E.A. Hizen, R.J.E. Hueting, M.A.A. in't Zandt, Resurf Stepped Oxide (RSO) MOSFET for 85 V having a record-low specific on-resistance, Proceedings ISPSD'2004, May 2004, Kitakyushu, pp. 185–188
A. Narazaki, J. Maruyama, T. Kayumi, H. Hamachi, J. Moritani, S. Hine, A 0.35 μm trench gate MOSFET with an ultra low on state resistance and a high destruction immunity during the inductive switching, Proceedings ISPSD'2000, May 2000, Toulouse, pp. 377–380
J. Kim, S.-G. Kim, H. Hamachi, T.M. Roh, B. Lee, High-density trench DMOSFETs employing two step trench technique and trench contact structure, Proceedings ISPSD'2003 April 2003, Cambridge, pp. 165–168
Y. Hattori, T. Suzuki, M. Kodama, E. Hayashi, T. Uesugi, Shallow angle implantation for extended trench gate power MOSFETs with superjunction structure, Proceedings ISPSD'01 June 2001, Osaka, pp. 427–430