Hostname: page-component-76fb5796d-zzh7m Total loading time: 0 Render date: 2024-04-26T14:04:31.907Z Has data issue: false hasContentIssue false
  • English
  • Français

Viscoelastic Modeling and Reliability Assessment of Microelectronics Packages

Published online by Cambridge University Press:  31 January 2011

Aditya Karmarkar ,
Charlie Zhai ,
Xiaopeng Xu ,
Xiao Lin ,
Greg Rollins  and
Victor Moroz
Aditya Karmarkar
Affiliation:
AdityaP.Karmarkar@synopsys.com, Synopsys (India) Private Limited, Hyderabad, India
Charlie Zhai
Affiliation:
czhai@nvidia.com, Nvidia, Silicon Operations, Santa Clara, California, United States
Xiaopeng Xu
Affiliation:
Xiaopeng.Xu@synopsys.com, Synopsys, Inc., TCAD, Mountain View, California, United States
Xiao Lin
Affiliation:
Xiao.Lin@synopsys.com, Synopsys, Inc., TCAD, Mountain View, California, United States
Greg Rollins
Affiliation:
Greg.Rollins@synopsys.com, Synopsys, Inc., TCAD, Mountain View, California, United States
Victor Moroz
Affiliation:
Victor.Moroz@synopsys.com, Synopsys, Inc., TCAD, Mountain View, California, United States
Get access

Abstract

Viscoelastic stress relaxation occurs at operating temperature in underfill materials of flip-chip packages with high power devices. Multi-level finite element analysis is performed to study the impact of the viscoelastic relaxation on package reliability. The stress simulations reveal that the relaxation in underfill material leads to higher stress concentration in solder bumps. The failure analysis shows that the induced high stress develops higher crack driving forces. The results demonstrate that the underfill material property such as viscosity can shift failure mode from die corner delamination to near bump delamination. Therefore, the numerical study can be used as a guideline to select underfill material for package reliability improvements.

Keywords

packagingviscoelasticitythermal stresses
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 1158: Symposium F – Packaging, Chip-Package Interactions and Solder Materials Challenges , 2009 , 1158-F01-08
Copyright
Copyright © Materials Research Society 2009

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Sham, M.-L., Kim, J.-K. and Park, J.-H., Proceedings of the 53rd Electronic Components and Technology Conference, 2003, pp. 560–566, May 2003.Google Scholar
2 Yang, J. H. and Lee, K. Y., Proceedings of the 3rd Electronics Packaging Technology Conference, 2000, pp. 251–257, December 2000.Google Scholar
3 Zhai, C. J., Ozkan, U., Dubey, A., Sidharth, Blish R. C. II and Master, R. N., Proceedings of the 56th Electronic Components and Technology Conference, 2006, pp. 709–717, May - June 2006.Google Scholar
4 Karmarkar, A. P., Xu, X., Lin, X., Rollins, G., Moroz, V. and Lin, X.-W., in Materials and Processes for Advanced Interconnects for Microelectronics, edited by Gambino, J., Ogawa, S., Gan, C.L., Tokei, Z. (Mater. Res. Soc. Symp. Proc., Volume 1079E, Warrendale, PA, 2008), 1079-N09-09.Google Scholar
5 Feustel, F., Wiese, S. and Meusel, E., Proceedings of the 50th Electronic Components and Technology Conference, 2000, pp. 1548–1553, May 2000.Google Scholar
6 Fammos TX User Guide and Fammos TX Reference Manual, Synopsys, Inc., September 2008.Google Scholar
7 Tsai, M.-Y., Lin, Y.-C., Huang, C.-Y. and Wu, J.-D., IEEE Transactions on Electronics Packaging Manufacturing, vol. 28, no. 4, pp. 328–337, October 2005.Google Scholar
8 Shih, C. F., Moran, B. and Nakamura, T., International Journal of Fracture, vol. 30, no.2, pp. 79–102, February 1986.Google Scholar