Hostname: page-component-76fb5796d-2lccl Total loading time: 0 Render date: 2024-04-26T09:44:24.764Z Has data issue: false hasContentIssue false

The Use of Glass Slides for Preparing Cross-Section TEM Samples of Discrete Transistors

Published online by Cambridge University Press:  21 February 2011

William G. Cowden
Affiliation:
Department of Chemical & Nuclear Engineering, University of New Mexico, Albuquerque, NM 87131.
Abhaya K. Datye
Affiliation:
Department of Chemical & Nuclear Engineering, University of New Mexico, Albuquerque, NM 87131.
Get access

Abstract

A procedure for preparing cross-section samples of specific regions on an integrated circuit die is outlined. The procedure involves the use of glass slabs to prepare the sample stack used for cross-sectioning. The transparent glass slabs on the top surface of the die enable monitoring of the region of interest during the thinning process. This ensures that the region of interest will be located in the electron-transparent section used for TEM imaging. Samples prepared using this technique are sturdy enough to survive successive thinning and observation in a TEM. The glass slides do not give any charging problems and generally thin much slower than the silicon so as to provide added stability to the sample. An additional advantage is that the sample thickness can be accurately measured using the vernier attachment on an optical microscope during the sample thinning process. The imaging of specific NMOS transistors fabricated on buried oxide layers is illustrated.

Type
Research Article
Copyright
Copyright © Materials Research Society 1988

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1) Abrahams, M.S. and Buiocchi, C.J., J. Appl. Phys. 45, 3315 (1974).Google Scholar
2) Ham, W.E., Abrahams, M.S., Blanc, J., and Buiocchi, C.J., RCA Review 38, 351, (1977).Google Scholar
3) Bravman, J.C. and Sinclair, R., J. Elect. Microsc. Tech. 1, 53 (1984).CrossRefGoogle Scholar
4) Rivaud, L., J. Elect. Microsc. Tech. 2, 577 (1985).Google Scholar
5) Rai, A.K., Rashid, N.H., Pronko, P.P., Ezis, A., and Langer, D.W., J. Elect. Hicrosc. Tech. 5, 45 (1987).CrossRefGoogle Scholar
6) Koellen, D.S., Saxon, D.I., Wendel, K.E., Scanning Electron Microsc. vol I, p. 43 (1985).Google Scholar
7) Marcus, R.B., and Sheng, T.T., ‘Transmission Electron Microscopy of VLSI Circuits and Structures’, Wiley, New York (1983).Google Scholar