Hostname: page-component-84b7d79bbc-7nlkj Total loading time: 0 Render date: 2024-07-31T19:19:53.586Z Has data issue: false hasContentIssue false
  • English
  • Français

Two-Dimensional Simulations of Current Flow in Amorphous Silicon Thin-Film Transistors

Published online by Cambridge University Press:  26 February 2011

J. G. Shaw  and
M. Hack
J. G. Shaw
Affiliation:
Xerox Palo Alto Research Center, 3333 Coyote Hill Road, Palo Alto, CA 94304
M. Hack
Affiliation:
Xerox Palo Alto Research Center, 3333 Coyote Hill Road, Palo Alto, CA 94304
Get access

Abstract

Whereas one-dimensional models can adequately predict the current-voltage behavior of ideal thin-film transistors, a detailed study of current flow requires a comprehensive two-dimensional simulation. Such an analysis provides important information regarding effective series resistance, overlap capacitance, and currentcrowding near electrodes. Numerical simulations also allow the rapid development and optimization of new devices.

We have developed a two-dimensional finite-element device simulator (MANIFEST) which we have used to study the effect of source-to-gate misalignments on the performance of amorphous-silicon TFTs. We find that submicron source-togate gaps do not seriously impair TFT performance.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 118: Symposium E – Amorphous Silicon Technology , 1988 , 225
Copyright
Copyright © Materials Research Society 1988

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1) Gummel, H.K., IEEE Trans. Elec. Dev. ED–11 455 (1964).Google Scholar
2) Adler, M.S., in Numerical Analysis of Semiconductor Devices, Browne, B.T. and Miller, J.J. (Eds.), Dublin: Boole Press, 3 (1979).Google Scholar
3) Cottrell, P.E. and Buturla, E.M., in Numerical Analysis of Semiconductor Devices and Integrated Circuits, Browne, B.T. and Miller, J.J. (Eds.), Dublin: Boole Press, 160 (1981).Google Scholar
4) Baccarani, G., Guerrieri, R., Ciampolini, P., and Rudan, M., in NASECODE IV, Miller, J.J. (Ed.), Dublin: Boole Press, 3 (1985).Google Scholar
5) Snell, A.J., Mackenzie, K.D., Spear, W.E., and LeComber, P.G., J. Appl. Phys. 24, 357 (1981).Google Scholar
6) Thompson, M.J. and Tuan, H.C., IEDM Tech. Digest, Los Angeles, 192 (1986).Google Scholar
7) Shur, M. and Hack, M., J. Appl. Phys. 55, 3831 (1984).Google Scholar
8) Shaw, J.G. and Hack, M., “An Analytic Model for Calculating Trapped-Charge in Amorphous Silicon”, to be published.Google Scholar
9) Thomasset, F., Implementation of Finite Element Methods for Navier-Stokes Equations, New York: Springer-Verlag, 37 (1981).Google Scholar
10) Hack, M., Shaw, J.G., and Shur, M., “Novel Amorphous Silicon Thin-Film Transistors for Use in Large-Area Microelectronics”, Proceedings of the Materials Research Society, Reno, April 1988.Google Scholar