Hostname: page-component-848d4c4894-tn8tq Total loading time: 0 Render date: 2024-06-17T02:07:26.965Z Has data issue: false hasContentIssue false

Surface Passivation of GaAs Power FETs

Published online by Cambridge University Press:  10 February 2011

Tsuyoshi Tanaka
Affiliation:
Electronics Research Laboratory, Matsushita Electronics Corporation Yagumonakamachi 3–1–1, Moriguchi, Osaka 570–8501, Japan
Hidetoshi Furukawa
Affiliation:
Electronics Research Laboratory, Matsushita Electronics Corporation Yagumonakamachi 3–1–1, Moriguchi, Osaka 570–8501, Japan
Kazuo Miyatsuji
Affiliation:
Electronics Research Laboratory, Matsushita Electronics Corporation Yagumonakamachi 3–1–1, Moriguchi, Osaka 570–8501, Japan
Daisuke Ueda
Affiliation:
Electronics Research Laboratory, Matsushita Electronics Corporation Yagumonakamachi 3–1–1, Moriguchi, Osaka 570–8501, Japan
Get access

Abstract

The surface passivation of GaAs power FET has been investigated. Intermodulation distortion of GaAs power FET was found to be affected by frequency dispersion which originates from electron trap at the surface in the vicinity of the gate. There are two ways to suppress the frequency dispersion. One is reducing electron trap itself by using surface passivation, the other is making surface insensitive to the surface trapping effect. We found the FET with undoped InGaP layers on the n-GaAs channel is free from surface trapping effects. The undoped InGaP layer acts as an ideal passivation layer for the channel, since it shows only 2% frequency dispersion of drain current at 1MHz compared to DC condition.

Type
Research Article
Copyright
Copyright © Materials Research Society 1999

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Tan, T. S., Kotzebue, K., Braun, D.M., Centanni, J. and Mcquate, D., IEEE Trans. Microwave Theory & Tech., MTT-36, 6, p. 1023 (1988).Google Scholar
[2] Graffeuil, J., Hadjoub, Z., Fortea, J. P. and Pouysegur, M., Solid-State Electron. 29, 10p. 1087 (1986).Google Scholar
[3] Ladbrooke, P. H. and Blight, S. R., IEEE Trans. Electron Devices, ED-35, 3, p. 257 (1988).Google Scholar
[4] Son, I. and Tang, T. W., IEEE Trans. Electron Devices, ED–36, p. 632 (1989)Google Scholar
[5] Zhao, J. H., Hwang, R. and Chang, S., Solid-State Electron., 12 p. 1665 (1993).Google Scholar
[6] Miyatsuji, K., Furukawa, H. and Ueda, D., Electronics and Communications in Japan, Part 2, vol. 77, No. 7, 1994.Google Scholar
[7] Furukawa, H., Tateoka, K, Miyatsuji, K., Sugimura, A- and Ueda, D., IEEE Trans. Electron Devices, ED-43, 2, p. 193 (1996).Google Scholar
[8] Sriram, S., Clarke, R. C., Messham, R. L., Smith, T. J. and Driver, M. C., IEEE Cornell University Conference, p. 218 (1989).Google Scholar
[9] Takikawa, M., Kasai, K., Ozeki, M., Hirachi, Y. and Shibatomi, A-, Semi-Insulating fI-V Materials, p. 603 (1986)Google Scholar
[10] Tanaka, T., Furukawa, H., Takenaka, H., Ueda, T., Fukui, T. and Ueda, D., IEEE Trans. Electron Devices, ED-44, 3, p. 354 (1997)Google Scholar