Hostname: page-component-848d4c4894-cjp7w Total loading time: 0 Render date: 2024-06-25T05:36:01.186Z Has data issue: false hasContentIssue false
  • English
  • Français

A Study of Transistor Optimization in A 0.25 Micron Cmos Flow Using Source/Drain and Silicide Process Modules and Their Interactions

Published online by Cambridge University Press:  10 February 2011

K. Vasanth ,
P. Apte ,
J. Davis ,
S. Saxena ,
R. Burch ,
S. Rao  and
P. K. Mozumder
K. Vasanth
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
P. Apte
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
J. Davis
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
S. Saxena
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
R. Burch
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
S. Rao
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
P. K. Mozumder
Affiliation:
Silicon Technology Development, Texas Instruments Inc., P.O. Box 650311, MS 3704, Dallas Tx 75243. vasanth@spdc.ti.com
Get access

Abstract

A modular approach to CMOS process development requires an understanding of individual process modules (channel, gate etc.) and their interactions. The reverse short channel effect (RSCE) in NMOS devices is one such interaction between the channel and source/drain (S/D) modules. Similarly the interaction between the S/D and silicide modules affects the contact and gate sheet resistance. This paper presents (a) an investigation of the effects of S/D processing (As and P implant conditions) on the RSCE, (b) effects of S/D and silicide processing on the contact and gate sheet resistance, (c) the use of an integrated system to optimize process modules and their interactions and (d) the validity of the modules and system in process development by obtaining a 4% improvement in drive current of a 0.25 micron NMOS device.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 525: Symposium W – Rapid Thermal & Integrated Processing VII , 1998 , 325
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Saxena, S., Burch, R., Vasanth, K., Rao, S., Fernando, C.F., Davis, J., and Mozumder, P.K., in Proceedings of the 1997 IEEE Electron Devices Meeting, pp. 149–152, (1997).Google Scholar
2. Kulkarni, M., Vasanth, K., Davis, J., Saxena, S., and Pollack, G., presented at the First International Conference on Modeling and Simulation of Microsystems, Semiconductors, Sensors and Actuators, Santa Clara, CA, 1998, (unpublished).Google Scholar
3. Rafferty, C.S., Vuong, H.-H., Eshraghi, S.A., Giles, M.D., Pinto, M.R., and Hillenius, S.J., in Proceedings of the 1993 IEEE Electron Devices Meeting, pp. 311–314, (1993).Google Scholar
4. Crowder, S.W., Rousseau, P.M., Snyder, J.P., Scott, J.A., Griffin, P.B., and Plummer, J.D., in Proceedings of the 1995 IEEE Electron Devices Meeting, pp. 427–430, (1995).Google Scholar
5. Vasanth, K., Saxena, S., McNeil, V., List, S., Davis, J., and Kapila, D., in Proceedings of the 1996 IEEE Electron Devices Meeting, pp. 717–721, (1996).Google Scholar
6. Apte, P.A., Princelow, D.A., Kittl, J.A., List, R.S., and Pollack, G., Mat.Res.Soc.Proc. 402, 233, (1995).Google Scholar
7. Scott, D.B., Chapman, R.A., Wei, C., Mahant-Shetti, S.S., Haken, R.A., and Holloway, T.C., IEEE Transactions on Electron Devices, 34(3), 562, (1987).Google Scholar