Hostname: page-component-848d4c4894-p2v8j Total loading time: 0.001 Render date: 2024-05-17T00:46:31.769Z Has data issue: false hasContentIssue false

Nanoporous Silica for Low κ Dielectrics

Published online by Cambridge University Press:  10 February 2011

Teresa Ramos
Affiliation:
Nanoglass LLC, 1349 Moffet Park Dr., Sunnyvale, CA 94089, USA
Steve Wallace
Affiliation:
Nanoglass LLC, 1349 Moffet Park Dr., Sunnyvale, CA 94089, USA
Douglas M. Smith
Affiliation:
Nanoglass LLC, 1349 Moffet Park Dr., Sunnyvale, CA 94089, USA
Get access

Abstract

As integrated circuit sizes decrease below 0.25 microns, device performance will no longer improve at the same rate as for past generations because of RC interconnect delay which becomes significant as compared to the intrinsic gate delay. The parallel approaches to partially address this fundamental problem are to use a lower resistance metal (i.e., copper instead of aluminum) and to use a dielectric material with a dielectric constant significantly below that of dense silica (∼4). Recently, considerable progress has been made in development of thin films of nanoporous silica (also known as aerogels or low density xerogels) for these ILD and IMD applications. Advantages of these materials include high thermal stability, small pore size, and similarity to conventional spin-on deposition processes, spin-on glass precursors and final material (silica). The dielectric constant of nanoporous silica can be tailored between ∼1 and 3 which allows its’ implementation at multiple technology nodes in integrated circuit manufacture starting with the 0.18 micron node.

Research and development efforts at Nanoglass over the last several years have focused on; 1) simpler and more reproducible deposition processes, 2) a more complete understanding of processing-property relationships for this material, 3) scale-up of manufacturing to yield a range of precursor products with stability for at least six months and very high purity, and 4) working with customers to integrate this material into both aluminum/gapfill and copper/damascene process flows. Nanoglass has now developed a new process which considerably reduces the number of process steps and allows independent control of both film thickness and porosity. The current status of process and precursor development and device integration efforts for nanoporous silica is discussed.

Type
Research Article
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1 The National Technology Roadmap for Semiconductors, SIA, San Jose, CA (1997)Google Scholar
2 Lee, W.W. and Ho, P.S., MRS Bulletin, 22, 19, (1997).Google Scholar
3 Hrubesh, L.W., Keene, L.E., and Latorre, V.R., J. Mater. Res., 8, 1736, (1993).Google Scholar
4 Smith, D.M., Anderson, J.M., Cho, C.C. and Gnade, B.E., Advances in Porous Materials, edited by Komareni, S., Smith, D.M. and Beck, J.S., Mater. Res. Soc. 371, 261, Pittsburgh, PA, 1995.Google Scholar
5 Smith, D.M., Anderson, J. M., Cho, C.C., Johnston, G.P., and Jeng, S.P., Low Dielectric Constant Materials. Mater. Res. Soc. 381, 261, Pittsburgh, PA, 1995.Google Scholar
6 Cho, C.C., Gnade, B., Smith, D.M., US patents #5,470,802, #5,494,858, #5,504,042, #5,523, 615 (1995)Google Scholar
7 Jin, C., Luttmer, J.D., Smith, D.M., and Ramos, T., MRS Bulletin, 22, 39, (1997).Google Scholar
8 Ramos, T., Roderick, K., Maskara, A., and Smith, D.M., Advanced Metallization and Interconnect Systems for ULSI Applications. 1996. MRS, in press.Google Scholar
9 Smith, D.M., Boes, U., and Maskara, A., J. Non-Crystalline Solids, in press.Google Scholar
10 Desphande, R., Smith, D. M., Brinker, C.J., U.S. Patent 5,565,142, (1996)Google Scholar
11 Patents pendingGoogle Scholar
12 Smith, D.M., Johnston, G., Maskara, A., Ramos, T., Jeng, S.P., Gnade, B.E., and Jin, C.M., WTC Patent Application, (1996)Google Scholar
13 List, S. and co-workers, 1997 VLSI meeting, Kyoto, Japan.Google Scholar