Hostname: page-component-77c89778f8-gvh9x Total loading time: 0 Render date: 2024-07-19T01:08:38.773Z Has data issue: false hasContentIssue false

Multilevel Interconnection Technologies and Future Requirements for Logic Applications

Published online by Cambridge University Press:  10 February 2011

M. Brillouët*
Affiliation:
France Telecom, Centre Commun CNET SGS-THOMSON, 38926 Crolles, France
Get access

Abstract

The performance and cost of the logic ICs is more and more dominated by the interconnections. Reducing the capacitances in the advanced processes, especially with low k dielectrics, is a priority, while a differentiated approach can be applied for lowering the connection resistances, e.g. in adapting the interconnect material to specific levels. Integrating new materials leads to difficult trade-offs in order to achieve a good electrical performance of the circuit. Finally the increased number of levels of interconnection addresses other fields like integration density, defectivity reduction or cost.

Type
Research Article
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Bohr, M.T., Solid State Technology 39, 105111 (Sept. 1996)Google Scholar
[2] see for example Bakoglu, H.B., Circuits, Interconnections, and Packaging for VLSI Addison-Wesley, Reading, 1990. J.R.Brews, in Submicron Integrated Circuits, edited by Watts, R.K. (Wiley, New-York, 1989), pp.269331 Google Scholar
[3] Yamashita, K. and Odanaka, S., 1997 Symposium on VLSI Technology, 5354 Google Scholar
[4] Baud, L. et al., 1997 Proc. 3rd Int.Dielectrics for ULSI Multilevel Interconnection Conference (DUMIC) 257264 (1997)Google Scholar
[5] see the special issue on Low-Dielectric-Constant Materials, in MRS Bulletin, October 1997 Google Scholar
[6] Jin, C., Luttmer, J.D., Smith, D.M., Ramos, T.A., MRS Bulletin, 3942 (October 1997)10.1557/S0883769400034187Google Scholar
[7] Miller, R.D.; 1998 Proc. 4th Int.Dielectrics for ULSI Multilevel Interconnection Conference (DUMIC) 13 (1998)Google Scholar
[8] Edelstein, D., Heindenrich, J., Goldblatt, R., Cote, W., Uzoh, C., Lustig, N., Roper, P., McDevitt, T., Motsiff, W., Simon, A., Dukovic, J., Wachnik, R., Rathore, H., Schulz, R., Su, L., Luce, S., Slattery, J., 1997 IEDM Conference, 773776 (1997)Google Scholar