Hostname: page-component-848d4c4894-jbqgn Total loading time: 0 Render date: 2024-06-20T02:37:09.515Z Has data issue: false hasContentIssue false
  • English
  • Français

A Model for Dopant Pile-Up at the Interface in a Self-Aligned Polysilicon-Emitter Process

Published online by Cambridge University Press:  22 February 2011

Dorothea E. Burk  and
Shuy-Young Yung
Dorothea E. Burk
Affiliation:
Dept. of Electrical Engineering, University of Florida, Gainesville, Florida 32611.
Shuy-Young Yung
Affiliation:
Dept. of Electrical Engineering, University of Florida, Gainesville, Florida 32611.
Get access

Abstract

A model for dopant pile-up in conjunction with a self-aligned polysilicon-emitter process model is presented that accurately predicts the total dopant profiles of the polysilicon layer, the interfacial pile-up and the underlying emitter, taken from SIMS measurements. The pile-up model assumes that, after the dopant is implanted into the polysilicon layer and instantaneously redistributes there during the anneal, the dopant diffuses from its polysilicon source into the interfacial and underlying base region. In the disordered interfacial region, the dopant transport occurs by hopping, with a, certain fraction of dopant sticking in vacant sites. The model for dopant pile-up is implemented into SUPREM III. As further support, device simulations, using the respective electrically active dopant profiles, are found to be in good agreement with measurements on self-aligned phosphorus-implanted transistors.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 106: Symposium G – Polysilicon Films and Interfaces , 1987 , 253
Copyright
Copyright © Materials Research Society 1988

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Wong, C. Y., Michel, A. E., and Isaac, R. D., J. of Appl. Phys., 55, 1131–1134 (1984).CrossRefGoogle Scholar
2. These profiles were given to us by a Semiconductor Research Corp. member company.Google Scholar
3. Sai-Halasz, G. A., Short, K. T., and Williams, J. S., IEEE Electron Devices Ltrs., EDL-6, 285–287, 1985.CrossRefGoogle Scholar
4. Neugroschel, A., Arienzo, M., Komem, Y., and Issac, R. D., IEEE Trans. on Electron Devices, ED-32, 807–816 (1985).Google Scholar
5. The spreading resistance measurements were taken by Solecon, Sunnyvale, Calif. The SIMS profiles were done by Charles Evans Associates, Redwood, Calif.Google Scholar
6. Patton, G. L., Bravman, J. C., and Plummer, J. D., IEEE Trans on Electron Devices, ED-33, 1754–1768 (1986).CrossRefGoogle Scholar
7. Ghandi, S. K., VLSI Fabrication Principles, John Wiley and Sons, New York, 1983, pp. 112–121.Google Scholar
8. The SUPREM III, used here, is licensed through Harris Corp. with Technology Modeling Associates, Calif.Google Scholar
9. This treatment was derived from a theory proposed in Maissal, L. I. and Glang, R., Handbook of Thin Film Technology, McGraw-Hill Book Co., New York, 1970, pp. 8–15 to 8.Google Scholar
10. Burk, D. E. and Yung, S.-Y., Solid State Electronics, accepted Sept. 1987.Google Scholar
11. Yung, S.-Y., Burk, D. E., and Fossum, J. G., ”Numerical Simulation of Temperature-Dependent Minority-Hole Transport in n+ Silicon Emitters,” Solid-State Electron., vol.29, 1243–1251, 1986 Google Scholar