Hostname: page-component-8448b6f56d-jr42d Total loading time: 0 Render date: 2024-04-25T00:18:41.377Z Has data issue: false hasContentIssue false
  • English
  • Français

Material, Process and Geometry Effects on Through-Silicon Via Reliability and Isolation

Published online by Cambridge University Press:  01 February 2011

Aditya P Karmarkar ,
Xiaopeng Xu ,
Sesh Ramaswami ,
John Dukovic ,
Kedar Sapre  and
Ajay Bhatnagar
Aditya P Karmarkar
Affiliation:
adityap@synopsys.com, Synopsys (India) Private Limited, Hyderabad, India
Xiaopeng Xu
Affiliation:
Xiaopeng.Xu@synopsys.com, Synopsys, Inc., Mountain View, California, United States
Sesh Ramaswami
Affiliation:
Sesh_Ramaswami@amat.com, Applied Materials, Inc., Santa Clara, California, United States
John Dukovic
Affiliation:
John_Dukovic@amat.com, Applied Materials, Inc., Santa Clara, California, United States
Kedar Sapre
Affiliation:
Kedar_Sapre@amat.com, Applied Materials, Inc., Santa Clara, California, United States
Ajay Bhatnagar
Affiliation:
Ajay_Bhatnagar@amat.com, Applied Materials, Inc., Santa Clara, California, United States
Get access

Abstract

Through-silicon via (TSV) structures with various material and geometry configurations are assessed to study their impact on reliability, isolation and performance. Oxide liner insulators show a larger performance impact as compared to low-k liners and the effect decreases with increasing liner insulator thickness. Higher density of the TSV array causes greater stress impact on carrier mobility and increases the parasitic capacitance. Additionally, low-k liner reduces the parasitic capacitance, but exhibits lower strength and adhesion, therefore degraded reliability. These results provide an important perspective of performance and reliability trade-offs necessary for a robust TSV design.

Keywords

insulatordielectric propertiesthermal stresses
Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 1249: Symposia E/F – Advanced Interconnects and Chemical Mechanical Planarization for Micro-and Nanoelectronics , 2010 , 1249-F09-08
Copyright
Copyright © Materials Research Society 2010

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Andry, P.S., et al., Proceedings of the 56th Electronic Components and Technology Conference, pp. 831–837, 2006.Google Scholar
2 Vandevelde, B., et al., 9th International Conference on Thermal, Mechanical and Multi-Physics Simulations and Experiments in Microelectronics and Micro-Systems, (EuroSimE), pp. 1–7, 2008.Google Scholar
3 Takahashi, K., et al., 2006 Symposium on VLSI Circuits - Digest of Technical Papers, pp. 89–92, 2006.Google Scholar
4 Karmarkar, A. P., et al., Proceedings of the 47th IEEE International Reliability Physics Symposium, pp. 682–687, 2009.Google Scholar
5 Katti, G., et al., IEEE Transactions on Electron Devices, vol. 57, no. 1, pp. 256–262, 2010.Google Scholar
6 Fammos TX User Guide and Fammos TX Reference Manual, Synopsys, Inc., June 2009.Google Scholar
7 Raphael® User Guide and Raphael® Reference Manual, Synopsys, Inc., June 2009.Google Scholar
8 Shen, Y.-L., IEEE Transactions on Device and Materials Reliability, vol. 8, no. 3, pp. 600–607, 2008.Google Scholar
9 Ocana, I., et al., Acta Materialia, vol. 54, no. 13, pp. 3453–3462, 2006.Google Scholar