Hostname: page-component-76fb5796d-22dnz Total loading time: 0 Render date: 2024-04-26T02:35:16.708Z Has data issue: false hasContentIssue false
  • English
  • Français

Manipulation of Germanium Nanocrystals in a Tri-Layer Insulator Structure of a Metal-Insulator-Semiconductor Memory Device

Published online by Cambridge University Press:  01 February 2011

L.W. Teo ,
C.L. Heng ,
V. Ho ,
M. Tay ,
W.K. Choi ,
W.K. Chim ,
D.A. Antoniadis  and
E.A. Fitzgerald
L.W. Teo
Affiliation:
Singapore-MIT Alliance, Advanced Materials for Micro and Nano Systems Programme, National University of Singapore
C.L. Heng
Affiliation:
Singapore-MIT Alliance, Advanced Materials for Micro and Nano Systems Programme, National University of Singapore
V. Ho
Affiliation:
Department of Electrical & Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore 117576
M. Tay
Affiliation:
Department of Electrical & Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore 117576
W.K. Choi
Affiliation:
Singapore-MIT Alliance, Advanced Materials for Micro and Nano Systems Programme, National University of Singapore Department of Electrical & Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore 117576
W.K. Chim
Affiliation:
Singapore-MIT Alliance, Advanced Materials for Micro and Nano Systems Programme, National University of Singapore Department of Electrical & Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore 117576
D.A. Antoniadis
Affiliation:
Singapore-MIT Alliance, Advanced Materials for Micro and Nano Systems Programme, National University of Singapore Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA
E.A. Fitzgerald
Affiliation:
Singapore-MIT Alliance, Advanced Materials for Micro and Nano Systems Programme, National University of Singapore Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA
Get access

Abstract

A metal-insulator-semiconductor (MIS) device that consists of germanium (Ge) nanocrystals embedded in a novel tri-layer insulator structure is proposed for memory applications [1]. The tri-layer structure comprises a thin (≈5nm) rapid thermal oxidation (RTO) silicon dioxide (SiO2) layer, a Ge+SiO2 middle layer (6 - 20 nm) deposited by RF co-sputtering technique and a RF-sputtered silicon dioxide capping layer. High-resolution transmission electron microscopy (HRTEM) results show that Ge nanocrystals of sizes ranging from 6 –20 nm were found after rapid thermal annealing of the trilayer structure at 1000°C for 300s. The electrical properties of these devices have been characterized using capacitance versus voltage (C-V) measurements. A significant hysteresis was observed in the C-V curves of these devices, indicating charge trapping in the composite insulator. Comparison with devices having similar tri-layer insulator structure, but with a pure sputtered oxide middle layer (i.e. minus the Ge nanocrystals), clearly indicated that the observed charge trapping is due to the presence of the Ge nanocrystals in the middle layer. The C-V measurements of devices without the capping SiO2 layer exhibited no significant hysteresis as compared to the embedded Ge nanocrystal tri-layer devices. The HRTEM micrographs showed that the presence of the capping oxide is critical in the formation of nanocrystals for this structure. By varying the thickness of the middle layer, it was found that the maximum nanocrystal size correlates well with the middle layer thickness. This indicates that the nanocrystals are well confined by the RTO oxide layer and the capping oxide layer. In addition, Ge nanocrystals formed using a thinner middle layer were found to be relatively uniform in size and distribution. This structure, therefore, offers a possibility of fabricating memory devices with controllable Ge nanocrystals size.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 728: Symposium S – Functional Nanostructured Materials through Multiscale Assembly and Novel Patterning Techniques , 2002 , S5.7
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Choi, W.K., Chim, W.K., Heng, C.L., Teo, L.W., Ho, V., Ng, V., Antoniadis, D.A. and Fitzgerald, E.A., Appl. Phys. Lett. 80 (11), 2014–2016 (2002).Google Scholar
2. Tiwari, S., Rana, F., Chan, K., Hanafi, H., Chan, W., and Buchanan, D., International Electron Devices Meeting 1995. IEDM Technical Digest, pp. 521–524.Google Scholar
3. Choi, B.H., Hwang, S.W., Kim, I.G., Shin, H.C., Kim, Y., and Kim, K., Appl. Phys. Lett. 73, 3129–3131 (1998).Google Scholar
4. King, Y. C., King, T. J., and Hu, C., IEEE Trans. on Electron Devices 48 (4), 696–700 (2001).Google Scholar
5. Hanafi, H. I., Tiwari, S., Khan, I., IEEE Trans. on Electron Devices 43 (9), 1553–58 (1996).Google Scholar
6. Tiwari, S., Rana, F., Chan, K., Hanafi, H., Chan, W., Buchanan, D., International Electron Devices Meeting 1995. IEDM Technical Digest, pp. 521–524.Google Scholar
7. Nakajima, A., Futatsugi, T., Horiguchi, N., Nakao, H., International Electron Devices Meeting 1997. IEDM Technical Digest, pp. 159–162.Google Scholar
8. Kim, I., Han, S., Han, K., Lee, J., and Shin, H., Jpn. J. Appl. Phys. 40, 447–551 (2001).Google Scholar
9. Busseret, C., Souifi, A., Baron, T., Guillot, G., Martin, F., Semeria, M.N., and Gautier, J., Superlattices and Microstructures 28 (5/6), 493–500 (2000).Google Scholar
10. Heinig, K.H., Schmidt, B., Markwitz, A., Grotzschel, R., Strobel, M., and Oswald, S., Nucl. Instrum. Methods Phys. Res. B148, 969 (1999).Google Scholar
11. Ahn, C.G., Kang, H.S., Kwon, Y.K., Lee, S.M., Ryum, B.R., and Kang, B.K., J. Appl. Phys. 86, 1542 (1999).Google Scholar
12. Choi, W.K., Ho, Y.W., Ng, S.P., and Ng, V., J. Appl. Phys. 89, 2168–2172 (2001).Google Scholar
13. Welser, J.J., Tiwari, S., Rishton, S., Lee, K.Y., and Lee, Y., IEEE Electron Device Letters 18 (6), 278–280 (1997).Google Scholar