Hostname: page-component-848d4c4894-sjtt6 Total loading time: 0 Render date: 2024-06-25T12:32:10.738Z Has data issue: false hasContentIssue false

Low Temperature (850 °C) Two-Step N2O Annealed Thin Gate Oxides

Published online by Cambridge University Press:  15 February 2011

Chao Sung Lai
Affiliation:
Department of Electronics Engineering and Institute of Electronics National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
Chung Len Lee
Affiliation:
Department of Electronics Engineering and Institute of Electronics National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
Tan Fu Lei
Affiliation:
Department of Electronics Engineering and Institute of Electronics National Chiao Tung University, Hsinchu, Taiwan, R.O.C.
Tien Sheng Chao
Affiliation:
National Nano Device Laboratory, Hsinchu, Taiwan, R.O.C.
Chun Hung Peng
Affiliation:
Windbond Electronics Corp., Hsinchu, Taiwan, R.O.C.886- 35- 731853, 886- 35- 725807
Han Ching Wang
Affiliation:
Windbond Electronics Corp., Hsinchu, Taiwan, R.O.C.886- 35- 731853, 886- 35- 725807
Get access

Abstract

The electrical characteristics of thin gate dielectrics prepared by low temperature (850 °C) two-step N20 nitridation (LTN) process are presented. The gate oxides were grown by wet oxidation at 800 °C and then annealed in N2O at 850 °C. The oxide with N2O anneal, even for low temperature (850 °C), had nitrogen incorporation at oxide/silicon interface. The charge trapping phenomena and interface-state generation (ΔDitm) induced by constant current stressing were reduced and charge-to-breakdown (Qbd) under constant current stressing was increased. This LTN oxynitride was used as gate dielectric for N-channel MOSFET, whose hot-canrier immunity was shown improved and reverse short channel effect (RSCE) was suppressed.

Type
Research Article
Copyright
Copyright © Materials Research Society 1996

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Liu, Z., Wann, H. J., Ko, P. K., Hu, C., and Chang, Y. C., IEEE Electron Device Lett, vol. 13, p. 402, 1992.Google Scholar
2. Liu, Z., Wann, H. J., Ko, P. K., Hu, C., and Chang, Y. C., IEDM Tech. Dig., p. 625, 1992.Google Scholar
3. Hwang, H., Ting, W., Kwong, D. L., and Lee, J., in IEDM Tech. Dig. p.421, 1990.Google Scholar
4. Ma, Z. J., Chen, J. C., Liu, Z., Krick, J. T., Wann, H. J., Chang, Y. C., Hu, C.,and Ko, P. K., IEEE Electron Device Lett, vol. 15, p. 109, 1994.Google Scholar
5. Ahn, J., Ting, W., and Kwong, D. L., IEEE Electron Device Lett., vol. 13, p. 117, 1992.Google Scholar
6. Okada, Y. O., Tobin, P. J., Lakhotia, V., Fell, W. A., Ajuria, S. A., and Hegde, R. I., Appl. Phys. Lett. 63, p196, 1993.Google Scholar
7. Uchiyama, A, Fukuda, H., Hayashi, T., Iwabuchi, T., and Ohno, S., in IEDM Tech. Dig. 1990, p.425.Google Scholar
8. Tsui, Paul G. Y., Tseng, Hsing-Huang, Orlowski, Marius, Sun, Shih-Wei, Tobin, Philip J., Reid, Kimberly, and Taylor, William J., in IEDM Tech. Dia. pp. 501504, 1994.Google Scholar
9. Momose, H. S., Morimoto, T., Yamabe, K., and Iwai, H, in IEDM Tech. Dia. pp. 421424, 1990.Google Scholar