Hostname: page-component-5c6d5d7d68-txr5j Total loading time: 0 Render date: 2024-08-14T22:08:29.796Z Has data issue: false hasContentIssue false
  • English
  • Français

Impact of Oxygen during Post-Gate Processing on MOS Device Characteristics

Published online by Cambridge University Press:  15 February 2011

Steven S. Lee ,
G. Q. Lo  and
D. L. Kwong
Steven S. Lee
Affiliation:
NCR Corporation, Microelectronics Division, Colorado Spring, CO 80916
G. Q. Lo
Affiliation:
Microelectronics Research Center, Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX 78712
D. L. Kwong
Affiliation:
Microelectronics Research Center, Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX 78712
Get access

Abstract

The effects of post-gate processing in N2+O2 (0˜40%) ambient (e.g., source/drain annealing, BPSG densification and reflow) on the initial MOS characteristics and reliability are discussed in this study. In comparison with processing in pure N2 ambient, it is found that processing in N2+O2-enriched ambient causes a significant, but, transient low-field breakdown of MOS capacitors on both n- and p-wells when electron injection occurs at the poly-gate/SiO2 interface. As a result, the p-channel MOSFETs with high concentration-O2 (˜40%) processing have an excess (i.e., two orders of magnitude) gate leakage current. The experimental results seem to suggest that the annealing in O2-enriched ambient (vs. pure N2 ambient) may induce positive charges near the poly-gate/SiO2 interface which reduce the electron tunneling barrier. Our results also suggest that the induced positive-charges are annihilated immediately upon the application of electric fields.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 225: Symposium G – Materials Reliability Issues in Microelectronics , 1991 , 253
Copyright
Copyright © Materials Research Society 1991

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

[1] Sze, S. M., VLSI Technology, McGraw-Hill, 2nd Ed., 1988 Google Scholar
[2] Wolf, S., Silicon Processing for VLSI Era, Vol.2, Process Integration, Lattice Press Google Scholar
[3] Nicollian, E. H. and Brews, J. R., MOS Physics and Technology, New York: Wiley, 1982 Google Scholar
[4] Jeng, C. S. et al., in IEDM Tech. Dig., 388 (1981)Google Scholar
[5] DiMaria, D. J. and Dong, D. W., J. Appl. Phys., 51, 2722 (1980)Google Scholar