Hostname: page-component-848d4c4894-xfwgj Total loading time: 0 Render date: 2024-07-05T05:42:49.948Z Has data issue: false hasContentIssue false

Gettering of Interstitial Iron in P/P+ Epitaxial Silicon Wafers

Published online by Cambridge University Press:  26 February 2011

W. Wijaranakula
Affiliation:
Shin-Etsu, SEH America, Inc., 4111 NE 112th Avenue, Vancouver, Washington 98682
X. Gao
Affiliation:
Shin-Etsu, SEH America, Inc., 4111 NE 112th Avenue, Vancouver, Washington 98682
K. Curtis
Affiliation:
Shin-Etsu, SEH America, Inc., 4111 NE 112th Avenue, Vancouver, Washington 98682
H. Haddad
Affiliation:
Hewlett Packard Company, Northwest Integrated Circuits Division, 1020 Northeast Boulevard, Corvallis, Oregon 97330.
Get access

Abstract

Gettering of interstitial iron in p/p+ epitaxial silicon wafers during an integrated circuit device simulation annealing was examined. The results from the deep level transient spectroscopy and optical microscope examination suggest no correlation between the interstitial iron concentration in the epitaxial layer and the bulk microdefect density. An electron microscopic analysis revealed that gettering of interstitial iron took place at an oxide polyhedral precipitate located at the center of a bulk stacking fault. By comparing the results of iron implanted to non-implanted samples, it is concluded that iron gettering occurs via a phase transformation of Si02 to an α FeSi2 iron disilicide. In this study, it is suggested that gettering of iron atoms is fundamentally different from that of other transition metals where the silicide formation occurs predominantly along the Frank partial dislocations of the bulk stacking fault.

Type
Research Article
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Ohsawa, A., Honda, K., Takizawa, R., Nakanishi, T., Aoki, M., and Toyokura, N., in Semiconductor Silicon 1990. edited by Huff, H.R., Barraclough, K.G. and Chikawa, J. (Electrochem.Soc.Proc., 90–7, Pennington, NJ, 1990), pp.601613.Google Scholar
2. Henley, W.B., Jastrzeski, L. and Haddad, N.F., in Defect Engineering in Semiconductor Growth. Processing and Device Technology, edited by Askok, S., Chevallier, J., Sumino, K. and Weber, E. (Mater.Res.Soc.Proc., 262, Pittsburgh, Pennsylvania, PA, 1992) pp.993998.Google Scholar
3. Mertens, P.W., Meuris, M., Schmidt, H.F., Verhaverbeke, S., Heyns, M.M., Carr, P., Gräf, D., Schnegg, A., Kubota, M., Dillenbeck, K. and de Blank, R., in Crystalline Defects and Contamination: Their Impact and Control in Device Manufacturing, edited by Kolbesen, B.O., Stallhofer, P., Claeys, C. and Tardif, F., (Electrochem.Soc.Proc., 93–15, Pennington, NJ, 1993), pp.87102 Google Scholar
4. Gilles, D., Weber, E.R., Hahn, S., Monteiro, O.R. and Cho, K., in Semiconductor Silicon 1990. edited by Huff, H.R., Barraclough, K.G. and Chikawa, J. (Electrochem.Soc.Proc., 90–7, Pennington, NJ, 1990), p.697708.Google Scholar
5. Aoki, M., A. Hara and A. Ohsawa, J.Appl.Phys., 72, 895 (1992).Google Scholar
6. Gilles, D., Schröter, W. and Bergholz, W., Phys.Rev. B, 41, 5770 (1990).Google Scholar
7. Wijaranakula, W., J.Appl.Phys., 72, 2713 (1992).Google Scholar
8. Wada, K, Takaoka, H., Inoue, N., and Kohra, K., Japan.J.Appl.Phys., 18, 1929 (1979).Google Scholar
9. Hasebe, M., Takeoka, Y., Shinoyana, S. and Naito, S., in Defect Control in Semiconductors, edited by Sumino, K. (North-Holland, Amsterdam, 1990), pp.157.Google Scholar
10. Kim, S.S. and Wijaranakula, W., J.Electrochem.Soc., 142, 553 (1994).Google Scholar
11. Nicolet, M.-A. and Lau, S.S., VLSI Electronics: Microstructural Sciences. (Academic Press, 6, Boston, 1983) pp.329464.Google Scholar
12. Ryoo, K., Drosd, R., and Wood, W., J.Appl.Phys., 63, 4440 (1988).Google Scholar