Hostname: page-component-77c89778f8-gvh9x Total loading time: 0 Render date: 2024-07-19T02:08:03.031Z Has data issue: false hasContentIssue false

Copper Ulsi Interconnect Technology

Published online by Cambridge University Press:  10 February 2011

D. Edelstein*
Affiliation:
IBM T.J. Watson Research Center, Yorktown Heights, NY
Get access

Abstract

Recently IBM announced the first implementation of full copper ULSI wiring in a CMOS technology, to be manufactured on its high-performance 0.22 um CMOS products this year. Features of this technology will be presented, as well as functional verification on CMOS chips. To reach this level, extensive yield, reliability, and stress testing had to be done on test and product-like chips, including those packaged into product modules. Data will be presented fom all aspects of this testing, ranging from experiments designed to promote Cu contamination of the MOS devices, to temperature/humidity/bias stressing of assembled functional modules. The results in all areas are shown to be equal to or better than standards set by our current AI(Cu)/Wstud technology. This demonstrates that the potential problems associated with copper wiring that have long been discussed can be overcome.

Type
Research Article
Copyright
Copyright © Materials Research Society 1998

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)