Hostname: page-component-848d4c4894-r5zm4 Total loading time: 0 Render date: 2024-06-19T09:05:30.914Z Has data issue: false hasContentIssue false

Compound Sidewall Spacer Technology for Submicron Mosfet

Published online by Cambridge University Press:  22 February 2011

P. K. Roy
Affiliation:
AT&T Bell Laboratories, Allentown, PA
T. Kook
Affiliation:
AT&T Bell Laboratories, Allentown, PA
I. C. Kizilyalli
Affiliation:
AT&T Bell Laboratories, Allentown, PA
A. K. Nanda
Affiliation:
AT&T Bell Laboratories, Allentown, PA
Get access

Abstract

This work describes process development of various kinds of compound sidewall spacer in submicron CMOS technology to improve gate oxide (GOX) leakage characteristics. This is attained by minimizing the impact of gate-level defects (GLDs) caused by in-process particle incorporation. Transistor characteristics did not suffer from this new sidewall spacer process.

Type
Research Article
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Lau, C. K., See, Y. C., Scott, D. B., Bridges, J. M., Perna, S. M., and Davies, R. D., IEDM Tech. Dig., 714 (1982).Google Scholar
2. Cochran, W. T., Semiconductor International, 146 (May, 1991).Google Scholar
3. Chen, M-L., Leung, C-W., Cochran, W. T., Harney, R., Maury, A., and Hey, H. P. W., IEDM Tech. Dig., 256 (1986).Google Scholar
4. Roy, P. K. and Sinha, A. K., AT&T Tech. J., 67 (6), 155 (1988).Google Scholar
5. Roy, P. K., “Semiconductor Device with Low Defect Density Oxides”, U. S. Patents 4,851,370 (July 1989) and 5,153,701 (October 1992).Google Scholar
6. Phadke, M. S., “Quality Engineering using Robust Design”, Prentice Hall, NJ, Chap. 4, 67 (1989).Google Scholar