Hostname: page-component-77c89778f8-7drxs Total loading time: 0 Render date: 2024-07-20T05:17:26.411Z Has data issue: false hasContentIssue false

Stress behavior of CVD-PSG Films Depending on Deposition Methods and Hillock Suppression

Published online by Cambridge University Press:  21 February 2011

Eungsoo Kim
Affiliation:
Micro Process Development Team, Semiconductor R & D Center Samsung Electronics Co. 82–3 Dodang-Dong, Wonmi-Gu, Buchun, Kyunggi-Do, 421–130, Korea
Suk-Hee Kang
Affiliation:
Micro Process Development Team, Semiconductor R & D Center Samsung Electronics Co. 82–3 Dodang-Dong, Wonmi-Gu, Buchun, Kyunggi-Do, 421–130, Korea
Soon-Kwon Lim
Affiliation:
Micro Process Development Team, Semiconductor R & D Center Samsung Electronics Co. 82–3 Dodang-Dong, Wonmi-Gu, Buchun, Kyunggi-Do, 421–130, Korea
Get access

Abstract

In multilevel metallization processes, stress induced void and hillock formations cause serious problems with respect to the reliability of metal line, such as pitting corrosion of metal during the pad etching step, mask misalignment due to surface roughness, and open or short failure of metal line. It is generally known that these types of metal-film related problems are due to stress relaxation process in the metal line stress-induced by thermal expansion mismatch between metal and over/underlayer oxide film or compressive stress of overlayered passivation dielectric film.

In this study, the stress behavior of phosphosilicate glass (PSG) film on the Al-l%Si film, deposited by different CVD methods, is investigated. Here we found that the degree of PSG film stress is related with the suppression of hillock growth, void formation, and cracking of passivation layer, depending on the heat treatment and heat treatment. Using stress measurement, surface profilometer, and SEM, the relation between passivated PSG film stress on metal line and the metal line failures is analyzed. In addition, an effective method of hillock suppression is suggested, which is the use of PECVD-PSG film on the metal line before heat treatment of 400°C or that of any type of PSG film before 350°C.

Type
Research Article
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Murarka, S.P., Metallization: Theory and Practice for VLSI and ULSI. (Butterworth-Heinemann, Boston, 1993), p. 231.Google Scholar
2. Kamei, Y., Kameda, M., and Nakayama, H., IDEM 84, 138141 (1984).Google Scholar
3. Brown, A.A., The Proceedings of the 4th international IEEE VMIC. Santa Clara, pp. 426433, 1987 Google Scholar
4. Learn, A.J., J. Vac. Sci. Technol. B4, 774 (1986).Google Scholar