Hostname: page-component-7bb8b95d7b-w7rtg Total loading time: 0 Render date: 2024-09-12T02:45:59.683Z Has data issue: false hasContentIssue false

Rapid Thermal Annealing of Tisi2 for Interconnects

Published online by Cambridge University Press:  25 February 2011

P.J. Rosser
Affiliation:
Standard Telecommunication Laboratories Limited, London Road, Harlow, Essex, UK
G.J. Tomkins
Affiliation:
Standard Telephones and Cables, Maidstone Road, Foots Cray, Kent, UK.
Get access

Abstract

A self-aligned polycide gate interconnect process has been developed at STL in order to reduce the RC delays in existing and planned MOS circuits. This process has been chosen due to its ease of implementation into an existing process line. Incoherent lamp annealing is used to form the silicide after the deposition of titanium over patterned polysilicon.

This paper will discuss the various materials and processes considered, outlining the significant attributes of each. The factors which must be controlled to achieve a practical process are discussed, together with the degree of redistribution of dopants and the role of other impurities.

Type
Research Article
Copyright
Copyright © Materials Research Society 1985

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1) Sinha, A.K., J. Vac. Sci. Technol. 19, 778 (1981).Google Scholar
2) Vossen, J.L. & Kern, W., Thin Film Processes. 473, (Academic Press, Orlando, Florida)Google Scholar
3) Chow, T.P., Steckel, A.J., IEEE ED–30, 1480 (1983)Google Scholar
4) Park, H.K., SWachitano, J., McPherson, M., Yamaguchi, T, Lehman, G.. J. Vac. Sci Technol. A2(2). 264, (1984)Google Scholar
7) Norstrom, H., Donchew, T., Ostling, M., Peterson, C.S.. Physica Scripta 28, 633, (1983).Google Scholar