Skip to main content Accessibility help
×
Home
Hostname: page-component-55b6f6c457-pc5cw Total loading time: 0.227 Render date: 2021-09-26T06:15:37.209Z Has data issue: true Feature Flags: { "shouldUseShareProductTool": true, "shouldUseHypothesis": true, "isUnsiloEnabled": true, "metricsAbstractViews": false, "figures": true, "newCiteModal": false, "newCitedByModal": true, "newEcommerce": true, "newUsageEvents": true }

Ion implantation for low-resistive source/drain contacts in FinFET devices

Published online by Cambridge University Press:  01 February 2011

Mark J. H. van Dal
Affiliation:
mark.van.dal@nxp.com, NXP-TSMC Research Center, Belgium, CMOS Module Integration, Kapeldreef 75, Leuven, 3000, Belgium, +32 16 288612, +32 16 287588
Ray Duffy
Affiliation:
ray.duffy@nxp.com, NXP-TSMC Research Center, Kapeldreef 75, Leuven, 3001, Belgium
Bartek J. Pawlak
Affiliation:
bartek.pawlak@nxp.com, NXP-TSMC Research Center, Kapeldreef 75, Leuven, 3001, Belgium
Nadine Collaert
Affiliation:
Nadine.Collaert@imec.be, IMEC, Kapeldreef 75, Leuven, 3001, Belgium
Malgorzata Jurczak
Affiliation:
Malgorzata.Jurczak@imec.be, IMEC, Kapeldreef 75, Leuven, 3001, Belgium
Robert J. P. Lander
Affiliation:
robert.lander@nxp.com, NXP-TSMC Research Center, Kapeldreef 75, Leuven, 3001, Belgium
Get access

Abstract

FinFET is one of the leading candidates to replace the classical planar MOSFET for future CMOS technologies due to the double-gate configuration of the device leading to an intrinsically superior short channel effect (SCE) control. A major challenge for FinFETs is the increase in parasitic source-drain resistance (Rsd) as the fin width is scaled. As fins must be narrow in order to control SCEs, Rsd reduction is critical. This work will deal with the challenges faced in the use of ion implantation for the low-ohmic source-drain contacts. Firstly a new technique to characterize fin sidewall doping concentration will be introduced. We will have a closer look at the Rsd dependency upon fin width for different fin implant conditions and investigate how the implant conditions affect FinFET device performance. It will be shown that the cause of the device degradation upon fin width scaling is related to the fundamental issues of silicon crystal integrity in thin-body Si after amorphizing implant and recrystallization during source-drain activation.

Type
Research Article
Copyright
Copyright © Materials Research Society 2008

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Hisamoto, D., Kaga, T., Kawamoto, Y., and Takeda, E., IEDM Tech. Dig., 833 (1989).Google Scholar
2. Yang, F.-L., Lee, D.-H., Chen, H.-Y., Chang, C.-Y., Liu, S.-D., Huang, C.-C., Chung, T.-X., Chen, H.-W., Huang, C.-C., Liu, Y.-H., Wu, C.-C., Chen, C.-C., Chen, S.-C., Chen, Y.-T., Chen, Y.-H., Chen, C.-J., Chan, B.-W., Hsu, P.-F., Shieh, J.-H., Tao, H.-J., Yeo, Y.-C., Li, Y., Lee, J.-W., Chen, P., Liang, M.-S., and Hu., C., Symp. VLSI Tech. Dig., 196 (2004).Google Scholar
3. Yu, B., Chang, L.; Ahmed, S., Haihong, W., Bell, S., Yang, C.-Y., Tabery, C., Chau, H., Qi, X., King, T.-J., Bokor, J., Hu, C.-M., Lin, M.-R., and Kyser, D., IEDM Tech. Dig., 251 (2002).Google Scholar
4. Lee, H., Yu, L.-E., Ryu, S.-W., Han, J.-W., Jeon, K., Jang, D.-Y., Kim, K.H., Lee, J., Kim, J.-H., Jeon, S. C., Lee, G. S., Oh, J. S., Park, Y. C., Bae, W. H., Lee, H. M., Yang, J. M., Yoo, J. J., Kim, S. I., and Choi, Y.-K., Symp. VLSI Tech. Dig., 70 (2006).Google Scholar
5. Dal, M.J.H. van, Collaert, N., Doornbos, G., Vellianitis, G., Curatola, G., Pawlak, B.J., Duffy, R., Jonville, C., Degroote, B., Altamirano, E., Kunnen, E., Demand, M., Beckx, S., Vandeweyer, T., Delvaux, C., Leys, F., Hikavyy, A., Rooyackers, R., Kaiser, M., Weemaes, R.G.R., Biesemans, S., Jurczak, M., Anil, K., Witters, L., and Lander, R.J.P., Symp. VLSI Tech. Dig., 110 (2007)Google Scholar
6. Hisamoto, D., Lee, W.-C., Kedzierski, J., Takeuchi, H., Asano, K., Kuo, C., Anderson, E., King, T.-J., Bokor, J., and Hu, C., IEEE Trans. Electron Devices, 47, 2320 (2000).Google Scholar
7. Huang, X., Lee, W.-C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.-K., Asano, K., Subramnian, V., King, T.-J., Bokor, J., and Hu, C., IEDM Tech. Dig., 67 (1999).Google Scholar
8. Lenoble, D., Anil, K.G., De Keersgieter, A., Eybens, P., Collaert, N., Rooyackers, R., Brus, S., Zimmerman, P., Goodwin, M., Vanhaeren, D., Vandervorst, W., Radovanov, S., Godet, L., Cardinaud, C., Biesemans, S., Skotnicki, T., and Jurczak, M., Symp. VLSI Tech. Dig., 212 (2006).Google Scholar
9. Kaneko, A., Yagishita, A., Yahasi, K., Kubota, T., Omura, M., Matsuo, K., Mizishima, I., Okano, K., Kawasaki, H., Inaba, S., Izumida, T., Kanemura, T., Aoki, N., Ishimura, K., Ishiuchi, H., Suguro, K., Eguchi, K., and Tsunashima, Y., IEDM Tech. Dig., (2006).Google Scholar
10. Vellianitis, G., Dal, M. J. H. van, Witters, L., Curatola, G., Doornbos, G., Collaert, N., Jonville, C., Torregiani, C., Lai, L. S., Petry, J., Pawlak, B.J., Duffy, R., Demand, M., Beckx, S., Mertens, S., Delabie, A., Vandeweyer, T., Delvaux, C., Leys, F., Hikavyy, A., Rooyackers, R., Kaiser, M., Weemaes, R.G.R., Voogt, F., Roberts, H., Donnet, D., Biesemans, S., Jurczak, M., and Lander, R. J. P., IEDM Tech. Dig., 681 (2007).Google Scholar
11. Khajetoorians, A. A., Li, J., Shih, C. K., Wang, X.-D., Garcia-Gutierrez, D., Jose-Yacaman, M., Pham, D., Celio, H., and Diebold, A., J. Appl. Phys. 101, 034505 (2007).Google Scholar
12. Duffy, R., Curatola, G., Pawlak, B. J., Doonbos, G., Tak, K. van der, Breimer, P., Berkum, J. G. M. vna, and Roozboom, F., J. Vac. Sci. Technol. B 26, 402 (2008).CrossRefGoogle Scholar
13. Custer, J. S., Thompson, M. O., Jacobson, D. C., Poate, J. M., Roorda, S., Sinke, W. C., and Spaepen, F., Appl. Phys. Lett. 64, 437 (1994).Google Scholar
14. Duffy, R., Dal, M. J. H. van, Pawlak, B. J., Kaiser, M., and Weemaes, R. G. R., Appl. Phys. Lett., 90, 241912 (2007).CrossRefGoogle Scholar
15. Drosd, R. and Washburn, J., J. Appl. Phys. 53, 397 (1982).CrossRefGoogle Scholar
16. Pawlak, B. J., Duffy, R., Dal, M. J. H. van, Voogt, F. C., Roozeboom, F., Weemaes, R. G. R., Breimer, P., and Zalm, P., MRS Spring meeting, 2008, San Francisco.Google Scholar
17. Dal, M. J. H. van, Vellianitis, G., Duffy, R., Doornbos, G., Pawlak, B. J., Duriez, B., Lai, L-S, Hikavyy, A., Vandeweyer, T., Demand, M., Altamirano, E., Rooyackers, R., Witters, L., Collaert, N., Jurczak, M., Kaiser, M., Weemaes, R. G. R., and Lander, R. J. P., ECS Spring meeting 2008, Phoenix.Google Scholar

Send article to Kindle

To send this article to your Kindle, first ensure no-reply@cambridge.org is added to your Approved Personal Document E-mail List under your Personal Document Settings on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part of your Kindle email address below. Find out more about sending to your Kindle. Find out more about sending to your Kindle.

Note you can select to send to either the @free.kindle.com or @kindle.com variations. ‘@free.kindle.com’ emails are free but can only be sent to your device when it is connected to wi-fi. ‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.

Find out more about the Kindle Personal Document Service.

Ion implantation for low-resistive source/drain contacts in FinFET devices
Available formats
×

Send article to Dropbox

To send this article to your Dropbox account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Dropbox.

Ion implantation for low-resistive source/drain contacts in FinFET devices
Available formats
×

Send article to Google Drive

To send this article to your Google Drive account, please select one or more formats and confirm that you agree to abide by our usage policies. If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your <service> account. Find out more about sending content to Google Drive.

Ion implantation for low-resistive source/drain contacts in FinFET devices
Available formats
×
×

Reply to: Submit a response

Please enter your response.

Your details

Please enter a valid email address.

Conflicting interests

Do you have any conflicting interests? *