Hostname: page-component-5d59c44645-klj7v Total loading time: 0 Render date: 2024-02-24T22:41:52.438Z Has data issue: false hasContentIssue false

Failure Analysis and Process Improvement for Through Silicon Via Interconnects

Published online by Cambridge University Press:  31 January 2011

Bivragh Majeed
Affiliation:
Bivragh.majeed@imec.be, IMEC, Kapeldreef 75, Leuven, 3001, Belgium, 0032-16-287735
Marc Van Cauwenberghe
Affiliation:
Marc.VanCauwenberghe@imec.be, IMEC, Leuven, Belgium
Deniz Sabuncuoglu Tezcan
Affiliation:
Deniz.SabuncuogluTezcan@imec.be, IMEC, Leuven, Belgium
Philippe Soussan
Affiliation:
Philippe.Soussan@imec.be, IMEC, Leuven, Belgium
Get access

Abstract

This paper investigates the failure causes for slopped through silicon vias (TSV) and presents process improvement for implementing the slopped TSV for 3D wafer level packaging (WLP). IMEC is developing slopped and scaled generic approaches for 3D WLP. Previously we have reported on the integrated process flow for the slopped (TSV) and showed the feasibility of Parylene N as a dielectric material. In the TSV process discussed here, firstly 200mm device wafer is bonded facedown on a carrier using temporary glue layer and thinned by grinding. TSV's are realized by dry etching from the wafer backside, followed by dielectric deposition and patterning. Dielectric patterning is done at the bottom of the via on 100 microns thin silicon device wafer supported by the carrier. Finally, conformal plating is done inside the via to obtain the interconnections.

This paper discusses the yield killer or failure causes in the slopped TSV process. There can be many parameter including silicon etch uniformity, dielectric etching at the bottom of the via and resist residue inside the via that can reduce the yield of the process. We report that one of the main factors contributing to the yield loss is silicon dry etching effects including non-uniformity and notching. Using standard Bosch etching process, notching at the interface between landing oxide and silicon has been observed. The notching cause a discontinuity at the bottom of the via resulting in no plating at the bottom interface.

In this paper we report on a new via shape that is a combination of slopped and straight etching sequence to overcome the notching problem. Different parameters including influence of grinding marks, mask opening, wafer thickness variation, etching rate and etching profile across the wafer were investigated. The optimized design rules for mask opening and effect of individual etching parameters on the etching profile will be presented. In etching, firstly a sloped via with slope of 60 degrees is optimized with changing different etching parameters including different gasses and pressure. Slope via facilitates in subsequent dielectric deposition and sputtering processes. Secondly, a straight wall etching process based on Bosch process and soft landing step with longer passivation steps were investigated to obtain the notch free etching profile. The optimized etching process is notch free, very repeatable and total variation across different wafers is less then 2 percent for 100 micron target opening.

This paper reports the failure analysis of TSV and discuses the processes improvement to obtain higher yielding vias. Different parameters that reduced the yield are discussed with main focus on notching effects during silicon etching. An improved and characterized, notch free uniform silicon etching across the wafer process based on two step etching is presented. An integration flow implementing the above optimized parameters with electrical yield will be detailed in the paper.

Type
Research Article
Copyright
Copyright © Materials Research Society 2009

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Beyne, E. and Swinnen, B. Integrated Circuit Design and Technology, 2007, ICICDT '07, (2007), 13.Google Scholar
[2] Mukherjee, S. Aarts, R. M. Roovers, R. Widdershoven, F. and Ouwerkerk, M.Interconnect and Packaging Technologies for Realizing Miniaturized Smart Devices”, Philips Research, 5, AmIware Hardware Technology Drivers of Ambient Intelligence, Springer Netherlands, (2006)Google Scholar
[3] Swinnen, B, Ruythooren, W, Moor, P. De, Bogaerts, L. Carbonell, L. Munck, K. De K, B. Eyckens, Stoukatch, S. Tezcan, D. S. Tokei, Z. Vaes, J. Aelst, J. and Beyne, E. Proc. IEDM Conf. San Fransisco, LA, (December, 2006), 14 Google Scholar
[4] Tezcan, D.S. Pham, N. Majeed, B. Moor, P. De, Ruythooren, W. and Baert, K. Proc. 57th Elec. Comp. Tech. Conf., Reno, NV, USA, (June 2007), 643647 Google Scholar
[5] Majeed, B. Pham, N. P. Tezcan, D. S. and Beyne, E. Proc. 58th Elec. Comp. Tech. Conf., Orlando, FL, USA, (May 2008), 15561561,.Google Scholar
[6] Tezcan, D.S. Duval, F. Luhn, O. Soussan, P. and Swinnen, B. Int. Conf. Solid State Dev. Mat. Japan, (Sep. 2008), 5253 Google Scholar
[7] Teixeira, R. C. Munck, K. De, Baert, K. Swinnen, B. Knüttel, A. and Moor, P. De, 9th IEEE Electr Packag Technol Conf, Singapore (Dec. 2007), 238241.Google Scholar
[8] Kinoshita, T. Hane, M. and McVittie, J. P. J. Vac. Sci. Technol B, 14 560565 (1997).Google Scholar
[9] Arnold, J. C. and Sawin, H. H. J. Appl. Phys. 70, 53145317 (1991).Google Scholar
[10] Kim, C. H. and Kim, Y. K. J. Micromech. Microeng. 15, 358361 (2005).Google Scholar