Hostname: page-component-77c89778f8-vpsfw Total loading time: 0 Render date: 2024-07-19T14:25:37.306Z Has data issue: false hasContentIssue false

Effect of Silicon Thickness and Surface Passivation on the Characteristics of Amorphous Silicon thin Film Transistors

Published online by Cambridge University Press:  26 February 2011

G. E. Possin
Affiliation:
GE Corporate Research and Development, P.O. Box 8, Schenectady, NY 12301
F. C. Su
Affiliation:
GE Corporate Research and Development, P.O. Box 8, Schenectady, NY 12301
Get access

Abstract

Passivation of the back channel of thin film a-Si:H FETs is discussed. A one-dimensional model is used to predict the effect of back surface interface state density on the threshold voltage and subthreshold slope. A passivation method is described which results in a very high density of interface states. Two methods based on dual gate FETs are used to determine the interface state density. The principal effect of this method of passivation is to make the threshold voltage and subthreshold slope dependent on silicon thickness. This dependence is verified experimentally. For silicon > 150 nm, the dependence is weak. Variations in the deposition temperature of the passivation dielectric and the use of SiNx and SiOx are shown to have only a small effect.

Type
Research Article
Copyright
Copyright © Materials Research Society 1988

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Tuan, H.C., Thompson, M.J., Johnson, N.M., and Lujan, R.A., IEEE Trans. Electron Device Letters, EDL–3, 357 (1982).CrossRefGoogle Scholar
2. Mahan, G.D. and Possin, G.E., unpublished internal report.Google Scholar
3. Powell, M.J. and Pritchard, J., J. Appl. Phys 54(6), 3244 (1983).CrossRefGoogle Scholar