Hostname: page-component-848d4c4894-5nwft Total loading time: 0 Render date: 2024-04-30T14:52:35.244Z Has data issue: false hasContentIssue false

Aluminum-Based Metallurgy for Global Interconnects

Published online by Cambridge University Press:  29 November 2013

Get access

Extract

In an integrated circuit (IC), the global interconnects are used to run power and ground to the individual transistors as well as to send signals across the chip. The width of interconnects can vary, depending on the current that is carried by the interconnect. Figure 1 shows a cross section of a double-metal complementary metal oxide semiconductor (CMOS) circuit illustrating the major components of a multilevel metallization circuit. The global interconnect connects to the diffusion and polysilicon gates through the contacts. The intermetal dielectric electrically separates the different levels of interconnect. The connection between the global interconnects at adjacent levels is made through the vias. The choice of a global interconnect for a multilevel metallization forces one to consider how the interaction between the various components of this system can affect the performance of the interconnect. For example, the intermetal dielectric changes the mechanical stress in the interconnect; the presence of W plugs in vias can affect the electromigration resistance of interconnects. In this article, we will examine the problems that are encountered when using Al alloys as a global interconnect and illustrate how the material properties can be modified to solve these problems.

Type
Metallization for Integrated Circuit Manufacturing
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1.Sauter, A. and Nix, W.D., in Thin Films: Stresses and Mechanical Properties II, edited by Doerner, M.F., Oliver, W.C., Pharr, G.M., and Brotzen, F.R. (Materials Research Society, Pittsburgh, 1990) p. 15.Google Scholar
2.Estabil, J.J., Rathore, H.S., and Lavine, E.N., in Proc. of VLSI Multilevel Interconnection Conf. (1991) p. 242.Google Scholar
3.Pramanik, D. and Saxena, A.N., Solid State Technology (1983) p. 127.Google Scholar
4.Rosenberg, R., Sullivan, M.J., and Howard, J.R. in Thin Films Diffusion and Reactions, edited by Poate, J.M., Tu, K.N., and Mayer, J.W. (Wiley, New York, 1978) p. 5.Google Scholar
5.Okumura, K. and Moriya, T., in Science and Technology of Microfabrication, edited by Howard, R., Hu, E.L., Nanta, S., and Pang, S. (Materials Research Society, Pittsburgh, 1987) p. 20.Google Scholar
6.Tatsuzawa, T., Madokoro, S., and Hagiwara, S. in Proc. 23rd Int. Reliability Physics Symp. (1985) p. 138.Google Scholar
7.Wada, T., Matsuo, I., and Umemoto, T., in Proc. of VLSI Multilevel Interconnection Conf. (1990) p. 368.CrossRefGoogle Scholar
8.Hinode, K., Owada, N., Terada, T., and Iwata, S., in Proc. of VLSI Multilevel Interconnection Conference (1986) p. 139.Google Scholar
9.Shibata, H., Ikeda, N., Muota, M., Asahi, Y., and Hashimoto, K., Proc. of VLSI Symp. (1991) p. 33.Google Scholar
10.Verkerk, M.J. and Brankaer, W.A.M.C., Thin Solid Films 139 (1986) p. 77.CrossRefGoogle Scholar
11.Kikkawa, T., Aoki, H., Ikawa, E., and Drynan, J., Proc. of Int. Electron Device Meeting (1991) p. 281.Google Scholar