Skip to main content Accessibility help
×
Home

RF CMOS power amplifier using a split inter-stage inductor for IEEE 802.11n applications

  • Minoh Son (a1), Jinho Yoo (a1), Inseong Kang (a1), Changhyun Lee (a1), Jihoon Kim (a2), Ho Jong Park (a2), Young-Bae Park (a2) and Changkun Park (a1)...

Abstract

In this study, we design a differential CMOS power amplifier using a 180-nm SOI RFCMOS process for 802.11n (64-QAM, 20 MHz bandwidth, 9.6 dB peak to average power ratio (PAPR)) applications. To minimize the chip area and mismatch in differential signals, we propose a layout method with an inter-stage matching network using a split inductor. By virtue of the symmetrical layout of the proposed split inductor, the mismatch in the differential signals is minimized, while the interconnection lines between the driver and power stages are shortened to minimize the overall chip area and the loss induced by the resistive parasitic components. The designed power amplifier is measured using a wireless local area network (WLAN) 802.11n signal to verify the feasibility of the proposed layout technique. The power amplifier achieved 20.34 dBm output power, while the measured EVM for the 802.11n applications is satisfied. From the measured results, we successfully prove the feasibility of the proposed power amplifier.

Copyright

Corresponding author

Corresponding author: C. Park Email: pck77@ssu.ac.kr

References

Hide All
[1] Francois, B.; Reynaert, P.: A fully integrated transformer-coupled power detector with 5 GHz RF PA for WLAN 802.11ac in 40 nm CMOS. IEEE J. Solid-State Circuits, 50 (2015), 12371250.
[2] Kumar, R. et al. : A fully integrated 2 × 2 b/g and 1 × 2 a-band MIMO WLAN SoC in 45 nm CMOS for multi-radio IC, in IEEE Int. Solid-State Circuits Conf. (ISSCC), February 2013, 328329.
[3] Lin, Y.-S.; Liu, R.-C.: A low-power, high-gain, and low-noise 5–6 GHz CMOS low-noise amplifier with excellent reverse isolation for IEEE 802.11 n/ac WLAN applications. Microw. Opt. Technol. Lett., 57 (2015), 296304.
[4] Yin, Y.; Yu, X.; Wang, Z.; Chi, B.: An efficiency-enhanced stacked 2.4-GHz CMOS power amplifier with mode switching scheme for WLAN applications. IEEE Trans. Microw. Theory Tech., 63 (2015), 672682.
[5] Ryu, N.; Jang, S.; Lee, K.C.; Jeong, Y.: CMOS Doherty amplifier with variable balun transformer and adaptive bias control for wireless LAN application. IEEE J. Solid-State Circuits, 49 (2014), 13561365.
[6] Ryu, N.; Park, B.; Jeong, Y.: A fully integrated high efficiency RF power amplifier for WLAN application in 40 nm standard CMOS process. IEEE Micro. Wirel. Compon. Lett., 25 (2015), 382384.
[7] Koo, B.; Joo, T.; Na, Y.; Hong, S.: A fully integrated dual-mode CMOS power amplifier for WCDMA applications, in IEEE Int. Solid-State Circuits Conf. (ISSCC), Feb. 2012, 1923.
[8] Choi, H.; Lee, Y.; Hong, S.: A digital polar CMOS power amplifier with a 102-dB power dynamic range using a digitally controlled bias generator. IEEE Trans. Microw. Theory Tech., 62 (2014), 579589.
[9] Stoopman, M.; Philips, K.; Serdijn, W.A.: A 2.4 GHz power amplifier with 40% global efficiency at −5 dBm output for autonomous wireless sensor nodes. IEEE Micro. Wirel. Compon. Lett., 25 (2015), 256258.
[10] Kaymaksut, E.; Zhao, D.; Reynaert, P.: Transformer-based Doherty power amplifiers for mm-wave applications in 40-nm CMOS. IEEE Trans. Microw. Theory Tech., 63 (2015), 11861192.

Keywords

RF CMOS power amplifier using a split inter-stage inductor for IEEE 802.11n applications

  • Minoh Son (a1), Jinho Yoo (a1), Inseong Kang (a1), Changhyun Lee (a1), Jihoon Kim (a2), Ho Jong Park (a2), Young-Bae Park (a2) and Changkun Park (a1)...

Metrics

Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed