International Journal of Microwave and Wireless Technologies

cambridge.org/mrf

Research Paper

Cite this article: ElKashlan R, Khaled A, Rodriguez R, Sibaja-Hernandez A, Peralagu U, Alian AliR, Collaert N, Wambacq P, Parvais B (2023). RF linearity trade-offs for varying T-gate geometries of GaN HEMTs on Si. International Journal of Microwave and Wireless Technologies 15, 983–992. https://doi.org/ 10.1017/S1759078722001428

Received: 30 July 2022 Revised: 21 November 2022 Accepted: 22 November 2022

Key words:

Gallium Nitride high-electron-mobility transistors on Si; Microwave measurements

Author for correspondence: Rana ElKashlan, E-mail: rana.y.elkashlan@imec.be

© The Author(s), 2023. Published by Cambridge University Press in association with the European Microwave Association. This is an Open Access article, distributed under the terms of the Creative Commons Attribution licence (http://creativecommons.org/licenses/ by/4.0/), which permits unrestricted re-use, distribution and reproduction, provided the original article is properly cited.



RF linearity trade-offs for varying T-gate geometries of GaN HEMTs on Si

Rana ElKashlan^{1,2} , Ahmad Khaled¹, Raul Rodriguez¹, Arturo Sibaja-Hernandez¹, Uthayasankaran Peralagu¹, AliReza Alian¹, Nadine Collaert¹, Piet Wambacq^{1,2} and Bertrand Parvais^{1,2}

¹imec, Kapeldreef 75, 3001 Leuven, Belgium and ²Vrije Universiteit Brussel, Pleinlaan 2, 1050 Elsene, Belgium

Abstract

Short-channel Gallium Nitride (GaN) high-electron-mobility transistors (HEMTs) often utilize T-shape gates due to their large gate-line cross-sectional area and subsequent f_{MAX} increase. In this paper, we report the linearity trade-offs associated with varying the T-gate geometries of AlGaN/GaN HEMTs on Si, specifically the gate extensions which serve as field plates and their impact on the large-signal performance. Small-signal characterization and modeling, in addition to TCAD, provide initial guidelines for the optimal dimensions for the gate field plates using the ratio of f_T and the product of the gate resistance and the gate-to-drain capacitance. We utilize various characterization methods, including 6 GHz non-linear vector network analyzer characterization in addition to load-pull, to quantify the amplitude and phase distortion and their subsequent impact on the large-signal metrics of the devices under differing matching conditions and bias points. We deduce that the influence of the gate field plates on the amplitude and phase distortion is non-negligible, particularly under matched conditions.

Introduction


Modern wireless communication standards rely on spectrally efficient linear modulation techniques sensitive to amplitude and phase errors. Such standards require high linear power amplifiers (PA) in the RF front-end modules to avoid interference with the adjacent channels [1]. The well-known trade-off between efficiency and linearity, where the linearity declines at peak power efficiency, results in PA operation at backoff power levels below the maximum saturated output power (P_{SAT}) to meet the linearity specifications. Amplitude-to-amplitude (AM/AM) distortion and amplitude-dependent phase distortion (AM/PM) are known contributors to spectral regrowth, with the latter additionally causing difficulties in the received signal detection. Their combined contribution results in out-of-band interference of the transmitted signal and bit errors of the received signal [2].


Downscaled GaN HEMTs are capable of meeting the challenging output power and efficiency requirements set by modern RF and high-power applications [3]. Nevertheless, these devices are renowned for their non-linear behavior chiefly stemming from the transconductance derivatives and bias-dependent capacitances [4]. Furthermore, short-channel GaN HEMTs employ T-shape gates for a larger cross-sectional area to reduce the gate-line resistance, thereby improving the cut-off frequency of the unilateral gain (f_{MAX}). The field plates, which are connected to the gate electrically and kept at a distance above the semiconductor surface, offer a conducting plane which reduces the high electric field peaks that result in an electronic breakdown [5]. This electric field reduction at the gate edge allows the application of high voltages and subsequently higher output powers. However, their presence involves trade-offs between device parasitics, including the gate-to-drain capacitance, which influences f_{MAX} and the device linearity.

Extending our work presented in [6], we aim to provide in this paper an understanding of the trade-offs associated with T-gate geometry optimization through additional small-signal modeling and large-signal characterization. The results of the non-linear characterization of several geometrical configurations show the necessity of optimizing the gate-to-drain field plate (l_{gfp}) for an appropriate trade-off of the phase and harmonic distortion, where phase distortion is mitigated with l_{gfp} downscaling at the expense of the harmonic distortion and gain linearity.

The GaN HEMT devices

The devices under test (DUTs) are eight-finger AlGaN/GaN HEMTs fabricated in a three-level Cu damascene back end of line (BEOL) process on 200 mm Si wafers (Fig. 1) [7, 8]. The ohmic








Fig. 1. (a) TEM cross-section of a 110 nm device with the definition of the dimensions. (b) Eight-finger GaN HEMT device layout with three BEOL metal layers. (c) TEM cross-section across the A-A" cutline shown in (b) highlighting the three Cu layers.

contact resistance (R_C) is ~0.15 Ω .mm, and the sheet resistance (R_{SH}) is ~370 Ω /sq. There is an increase in the parasitic capacitance of these DUTs because the ohmic metal moved closer to the gate head than anticipated, on both the source and drain sides, during the device processing. For an 110 nm device, the maximum I_D is ~1.2 A/mm, and the peak f_{MAX} is 135 GHz, whereas this processing issue limits the peak f_T to 60 GHz (Fig. 2).




Fig. 2. f_T/f_{MAX} versus bias for the shortest device at $V_D = 4$ V. Device geometry: $l_g = 110$ nm, $l_{gfp} = 250$ nm, $l_{rp(s)} = 120$ nm, $l_{gs} = 540$ nm, $l_{gd} = 670$ nm, $N_F \times W_F = 8 \times 25 \ \mu\text{m}$.

To study the impact of varying the T-gate geometries, we consider l_{gfp} ranging from 50 to 450 nm and gate-to-source field plates $(l_{fp(s)})$ of 50 and 120 nm. The downscaled gate-drain (l_{gd}) and gate-source (l_{gs}) spacings are adjusted according to the l_{gfp} , $l_{fp(s)}$ lengths to maintain a constant effective gate-to-drain and gate-to-source distances. The devices have an off-state lateral breakdown voltage (V_{BD}) of ~105 V at a breakdown criterion of 1 mA/mm.

The extrinsic transconductance (g_{me}) , obtained from DC characterization, decreases with increasing the l_{gfp} (Fig. 3). This decline is due to the larger effective gate length which results in a decline in the drain saturation current in addition to the longer l_{gd} for larger l_{gfp} devices [9].

T-gate geometry: RF small-signal trade-offs

Measured S-parameters, using a two-port vector network analyzer (VNA), determine the small-signal device behavior. The smallsignal behavior of these devices is describable by an 11-element




Fig. 3. Peak extrinsic transconductance for varying gate field plate lengths with error bars marking the variation across 10 measured dies at V_G set to the bias corresponding to the maximum g_m , and $V_D = 4$ V. Device geometry: $l_g = 190$ nm, $l_{gs} = 220$ nm, $l_{gd} = 170$ nm + l_{gfp} , $l_{fp(s)} = 50$ nm, $N_F \times W_F = 8 \times 25 \ \mu$ m.




Fig. 4. Small-signal equivalent circuit used in the extraction of the intrinsic parameters and the extrinsic resistances after open-short de-embedding.

small-signal equivalent circuit (SSEC) (Fig. 4). This modeling approach is useful for identifying possible device improvements and performance limiters; particularly since the cut-off frequencies (f_{T}, f_{MAX}) can be approximated from the values of the equivalent circuit [10, 11]. f_{MAX} can be expressed in terms of the charging time constant $\tau_{R_G C_{GD}}$ as follows:

$$f_{MAX} = \frac{f_T}{2\sqrt{g_{ds}(R_G + R_{GS} + R_S) + 2\pi \times f_T \times \tau_{R_GC_{GD}}}}$$
(1)

$$f_T = \frac{1}{2\pi\tau_t} \tag{2}$$

$$\tau_t = \frac{C_{GS} + C_{GD}}{g_{m_i}}, \quad \tau_{R_G C_{GD}} = R_G C_{GD}.$$
(3)

Initial estimation of the values of particular parameters in the SSEC allows for validating the extraction of the small-signal

parameters from the de-embedded RF measurement data. The source and drain access resistances (R_S, R_D) can be calculated from the R_{SH} and R_C , where $R_{S,D} = R_{SH} l_{gs,gd} + R_C$. The gate resistance (R_G) estimation relies on the T-gate dimensions, the gateline sheet resistance and via resistances as detailed in [12]. A firstorder prediction of the gate-to-source capacitance (C_{GS}), neglecting the fringing effect, can be deduced from the gate length and barrier thickness (T_{BAR}) using $C_{GS} = \epsilon l_g / T_{BAR}$. Whereas the gate-to-drain capacitance (C_{GD}) should be kept at a value below 0.3 of C_{GS} in PA to limit the influence of the input Miller reflected capacitance in GaN HEMTs with scaled source-to-drain distances below 1 µm. The extraction of the parameter values for the SSEC follows the procedures in [10, 11]. The final stage of extraction validation depends on comparing the SSEC S-parameters and the RF measurement data (Fig. 5). The visible kink in S_{22} (Fig. 5) is an indicator of the parasitic conduction through the Si substrate, and the SSEC accounts for this effect through the $R_{SUB}C_{SUB}$ branch (Fig. 4) [13, 14]. The work in [15, 16] provides




Fig. 5. Measured (symbols) versus modeled (lines) *S*-parameters with a frequency ranging from 100 MHz to 50 GHz at $V_D = 4V$ and V_G set to maximum g_m . Device geometry: $l_q = 190$ nm, $N_F \times W_F = 8 \times 25 \ \mu$ m, $l_{qs} = 220$ nm, $l_{qdg} = 170$ nm + l_{qfp} , $l_{pp(s)} = 50$ nm, and $l_{qfp} = (a) 50$ nm, (b) 250 nm.




Fig. 6. Extracted and predicted small-signal parameters for three different l_{gfp} . Device geometry: $l_g = 190$ nm, $l_{gs} = 220$ nm, $l_{gd} = 170$ nm + l_{gfp} , and $N_F \times W_F = 8 \times 25 \ \mu\text{m}$. The remaining SSEC parameters with marginal l_{gfp} dependence: $C_{DS} = 495$ fF/mm, $r_o = 900 \ \Omega/\text{mm}$, and $C_{SUB} = 50$ fF, $R_{SUB} = 250 \ \Omega$.

further insight into the substrate-related RF losses and non-linearities for these GaN HEMTs on Si.

The sharp increase in R_G (Fig. 6(b)) as the l_{gfp} reduces to 50 nm causes a consequent decline in f_{MAX} (Fig. 7(b)) even though f_T (2) (Fig. 7(a)) continues to improve with smaller l_{gfp} due to the consistent increase in the intrinsic transconductance (g_{mi}) (Fig. 6(c)) and capacitance reduction (Figs 6(b) and 6(d)). Variation in the l_{gfp} dimensions results in a trade-off between R_G and C_{GD} [12]. Assuming negligible l_{gfp} influence on the ratio between the output and input device impedance¹ in the formulation for f_{MAX} , the time constant $\tau_{R_GC_{GD}}$ (Fig. 8(a)) can be used as an initial design guideline for l_{gfp} optimization.

Technology Computer-Aided Design (TCAD) device simulations performed using the Sentaurus Device software enable additional validation of the extracted C_{GD} , where the TCAD GaN HEMT structure is generated using the Sentaurus Structure Editor software [17, 18]. The TCAD simulations include the driftdiffusion model for carrier transport and Fermi statistics. Additionally, the mobility model incorporates the dopingdependent and high-field saturation dependency. The built-in strain piezoelectric polarization model automatically computes the polarization charges at interfaces [17, 19]. The model coefficients have been carefully calibrated based on measurements of different GaN devices. The simulations also include the bulk and interface traps.

Using the R_G model in [12] and the TCAD simulations to explore more l_{gfp} geometries, it is observable that the parabolic

¹The ratio between the output and input device impedance refers to the term $g_{ds}(R_G + R_{GS} + R_S)$.




Fig. 7. (a) f_T and (b) f_{MAX} for varying gate field plate lengths with error bars marking the variation across 10 measured dies at V_G set to the bias corresponding to the maximum g_m , and $V_D = 4 \text{ V}$. Device geometry: $l_{gs} = 220 \text{ nm}$, $l_{gdp} = 170 \text{ nm} + l_{gfp}$, $l_{p(s)} = 50 \text{ nm}$, and $N_F \times W_F = 8 \times 25 \text{ µm}$.

ratio between f_T and $\tau_{R_GC_{GD}}$ has an optimum beyond which its value declines. In the case of small l_{gfp} , the decline is a result of a rise in R_G , and for larger l_{gfp} , it is a consequence of an increase in C_{GD} coupled with a lower g_m . There is no impact of l_{gfp} variation on the R_S (Fig. 6(f)). However, the direct proportionality between R_D and the l_{gfp} captures the influence of the gate-to-drain field plate (Fig. 6(e)).

As discussed in the next section, the l_{gfp} can be optimized further for linearity; since the voltage-dependent C_{IN} results in an amplitude-dependent phase shift which affects AM/PM. Longer l_{gfp} exhibit a higher capacitance variation for a given V_G range $(\partial C_{IN}/\partial V_{GS})$ (Fig. 8(b)), thereby negatively affecting the phase distortion.

Non-linear characterization

Measurement setups

This study relies on three different setups which enable the nonlinear and large-signal device characterization to examine various metrics at different fundamental frequencies. The non-linear vector network analyzer (NVNA), previously described in [6], provides non-linear device behavior insight at a fundamental frequency (f_0) of 6 GHz under unmatched conditions (50 Ω) with the harmonics acquired up to 18 GHz (3 f_0) [20]. The frequency specifications of some setup components, such as the pre-amplifier and the coupler, limit the acquisition of higherorder harmonics. The matched large-signal performance of the devices is measured using passive continuous-wave load-pull setups calibrated at 6 and 28 GHz (Fig. 9). Load-pull measurements rely on controlling the reflection factor (Γ) presented to the device, which is the ratio of the reflected power to the injected power wave into the load [21]. In passive load-pull measurements, the transmission losses and the tuner reflection capacity limit the achievable loads; hence the \mathbb{F} is always less than 1, rendering all the achievable impedances inside the smith chart. The losses of the coupler, connected between the tuner and the DUT, limit the Γ to 0.69 (voltage standing wave ratio (VSWR) ~ 5.6) in the 6 GHz setup. In the 28 GHz load-pull measurement setup, the tuner is connected directly to the probe, thereby enabling a high Γ of 0.891 (VSWR ~ 17.4). Rigorous calibration moves the reference plane to the tip of the 100 µm-pitch ground-signal-ground (GSG) probes. The devices are biased in the frequently preferred class AB since this class offers advantages in terms of linearity and efficiency when compared to classes B and A, respectively [22]. This study considers two bias conditions; a mid-class AB bias point, consistent with the NVNA results presented in [6], at a current density of 320 mA/mm, and a deep class-AB bias at 60 mA/mm.




Fig. 8. (a) The ratio between f_7 and the product of R_G and C_{GD} extracted from R_G modeling and TCAD simulations. (b) $C_{IN}-C_{parasitic}$, and $\partial C_{IN}/\partial V_{GS}$ versus V_G for varying l_{gfp} . $l_q = 190$ nm, $l_{qs} = 220$ nm, $l_{qd} = 170$ nm + l_{qfp} , and $N_F \times W_F = 8 \times 25 \ \mu$ m.




Fig. 9. Passive load-pull characterization setup with the Focus L-67100 Delta Tuner. Achieved VSWR: 17.4 (F: 0.891), characterization frequency f=28 GHz.

Amplitude and phase distortion

Since GaN HEMTs show soft-compression behavior, the input power level that results in the peak power-added efficiency (PAE) and P_{SAT} is at approximately 3 dB of compression [23]. Hence, the maximum phase distortion reported, computed from the difference between the phase of the measured *B2* and *A1* waves, is at P_{SAT} .

$$AM/PM = Phase(B2_{f0}) - Phase(A1_{f0}).$$
(4)

The reduction of the l_{gfp} results in mitigation of the AM/PM (Figs 10 and 11) owing to the lower $\partial C_{IN}/\partial V_{GS}$ for the smallest l_{gfp} (Fig. 8(b)) [6]. The larger the rate of change of the capacitance fluctuates for a given V_G range ($\partial C_{IN}/\partial V_{GS}$), the higher the phase distortion [23–25]. The discussion of the impact of the matching conditions and operating frequency on the distortion will follow.

Although the impact of gate-to-drain capacitance (C_{GD}) variation with the excitation amplitude on AM/PM is negligible, there is an influence of the input Miller reflected C_{GD} on AM/ PM. Such Miller capacitances are dependent on the non-linear voltage gain (A_ν) of the device, their loop gain ($1 - A_\nu$) accordingly varies at the onset of gain compression [26, 27]. The linearity of the transconductance profile in the region where I_D is in saturation is critical at high input power levels. The g_m roll-off of GaN HEMTs results in the gain compression and worsens the linearity in the P_{SAT} regime. The non-linear access resistance is a known contributor to this g_m roll-off, and its impact increases with direct proportionality to the drain current because of the rise of the electric field in the access region. Since the area below the field plate acts as a transition between the non-linear access region and the intrinsic device, it similarly influences the g_m roll-off.

There is consistent direct proportionality of l_{gfp} and AM/PM at different matching conditions (Fig. 10), operating frequencies, and bias points (Fig. 11). A 120 nm gate-to-source field plate, $l_{fp(s)}$, results in a 22% increase in AM/PM compared to a 50 nm $l_{fp(s)}$ (Fig. 11), implying that the $l_{fp(s)}$ has a similar impact on AM/ PM as the l_{gfp} . These findings infer that the optimal gate field plate extension lengths for linearity within the optimal range, defined in section "T-gate geometry: RF small-signal trade-offs," are dependent on the target application. Shorter lengths are the recommended topology for phase distortion-sensitive applications at low voltage operation to maintain a sweet-spot balance of gain, AM/AM and AM/PM.




Fig. 10. Phase distortion characteristics at 6 GHz for differing l_{gfp} , at unmatched (NVNA) and matched (load-pull) load conditions with $l_{DQ} = 320 \text{ mA/mm}$ and $V_D = 8 \text{ V}$. $l_g = 190 \text{ nm}$, $l_{gs} = 220 \text{ nm}$, $l_{gd} = 170 \text{ nm} + l_{gfp}$, $l_{fp(s)} = 50 \text{ nm}$, and $N_F \times W_F = 8 \times 25 \text{ µm}$.




Fig. 11. AM/PM characteristics obtained from the 28 GHz passive load-pull characterization for varying l_{gfp} , $l_{fp(s)}$ at $l_{DQ} = 60$ mA/mm and $V_D = 4$ V. $l_g = 190$ nm, $l_{gs} = 170$ nm + $l_{fp(s)}$, $l_{qd} = 170$ nm + l_{qfp} , and $N_F \times W_F = 8 \times 12.5 \,\mu$ m. Z_L is matched for PAE.




Fig. 12. (a) Dynamic load lines, obtained from 6 GHz NVNA characterization at different compression levels, superimposed upon the DC characteristics, $N_F \times W_F = 8 \times 25 \,\mu$ m, $l_{gfp} = l_{fp(s)} = 50 \,\text{nm}$, V_G ranges from -6 to 0.8 V with a 0.4 V step and $I_{DQ} = 200 \,\text{mA/mm}$, $V_{DQ} = 4 \,\text{V}$. (b) PAE optimal load points obtained from load-pull characterization at 6 and 28 GHz for varying l_{afp} . $l_q = 190 \,\text{nm}$.




Fig. 13. Large-signal metrics versus P_{IN} obtained from the 6 GHz passive load-pull characterization for varying l_{gfp} at l_{DQ} = 320 mA/mm and V_D = 8 V. l_g = 190 nm, l_{qs} = 540 nm + $l_{fp(s)}$, l_{qd} = 540 nm + l_{qfp} , $l_{pp(s)}$ = 120 nm, and $N_F \times W_F$ = 8 × 25 μ m.




Fig. 14. Median PAE, P_{SAT} obtained from the 6 GHz passive load-pull characterization of three dies for varying l_{gfp} at l_{DQ} = 320 mA/mm and V_D = 8 V. l_g = 190 nm, l_{gs} = 170 nm + $l_{fp(s)}$, l_{gd} = 170 nm + l_{gfp} , l_{gfp} = 50 nm, and $N_F \times W_F$ = 8 × 25 μ m.




Fig. 15. Peak PAE, P_{SAT} obtained from the 28 GHz passive load-pull characterization varying l_{gfp} , $l_{fp(s)}$ at $l_{DQ} = 60 \text{ mA/mm}$ and $V_D = 4 \text{ V}$. $l_g = 190 \text{ nm}$, $l_{gs} = 170 \text{ nm} + l_{fp(s)}$, $l_{ad} = 170 \text{ nm} + l_{afp}$, and $N_F \times W_F = 8 \times 12.5 \text{ µm}$.

Presenting the device with a matched load raises the value of the distortion (Fig. 10). In single-stage PAs, this impact of a matched reactive load on AM/PM is linked to implicit non-linear feedback through the reverse current of the device from the drain voltage phase to the drain current phase [26]. The need for inductive tuning for device matching is due to the capacitive nature of the device, which results in an elliptical dynamic loadline (Fig. 12(a)) [5]. The dynamic load-line shifts and extends outside the DC IV characteristics as the device is pushed further into compression. The average RF current value also increases, which results in the commonly observed rise in I_D at higher input power levels. The network capacitance rises further as the device is pushed into saturation, necessitating inductive tuning (Fig. 12(b)) for matched conditions where the device delivers peak RF performance. The change in the optimal load impedance with the operating frequency explicates the difference in AM/PM values at 6 and 28 GHz (Fig. 12(b)).

Large-signal metrics

Following the g_m and f_T trends, the 6 GHz load-pull characterization under matched conditions for l_{gfp} of 120 nm and 1.32 µm shows a reduction in the device power gain for the longer l_{gfp} leading to a lower P_{SAT} and PAE (Fig. 13). The PAE continues to improve with decreasing the l_{gfp} until it saturates for lengths between 250 and 50 nm. The P_{SAT} follows the same direction until it declines for a 50 nm l_{gfp} (Fig. 14). Performing load-pull at 28 GHz leads to similar observations (Fig. 15). Varying the $l_{fp(s)}$ shows a decline in PAE for the longer 120 nm length. To optimize the T-gate geometry for low-voltage ($V_D < 10$ V) mm-wave operation and considering the previous findings with regards to the device gain, AM/AM, AM/PM, and large-signal performance, the smallest feasible l_{gfp} is the recommended choice in the range where the ratio between f_T and $\tau_{R_GC_{GD}}$ does not sharply decline.

Conclusion

This optimization study of T-gate geometries for linearity and improved large-signal performance indicates an optimum range for the gate field plate extension lengths for downscaled devices targeting mm-wave operation. The ratio of f_T and the product of gate resistance and gate-to-drain capacitance defines this optimum, thus accounting for the sharp increase in gate resistance with aggressively downscaled gate field plates. Within that optimal range, a symmetric T-gate with a smaller gate field plate is ideal for phase distortion-sensitive applications since we find that AM/PM is inversely proportional to the gate field plate length in consequence of the direct proportionality between phase distortion and capacitance. This T-gate configuration provides the best trade-off for gain and phase linearity, thus improving the large-signal performance metrics, PAE, and P_{SAT} .

Conflict of interest. None.

References

- Asbeck PM, Rostomyan N, Ozen M, Rabet B and Jayamon JA (2019) Power amplifiers for mm-wave 5G applications: technology comparisons and CMOS-SOI demonstration circuits. *IEEE Transactions on Microwave Theory and Techniques* 67, 3099–3109. doi: 10.1109/TMTT.2019.2896047.
- Sen S, Devarakond S and Chatterjee A (2012) Phase distortion to amplitude conversion-based low-cost measurement of AM-AM and AM-PM effects in RF power amplifiers. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems* 20, 1602–1614. doi: 10.1109/ TVLSI.2011.2160376.
- Fletcher ASA and Nirmal D (2017) A survey of gallium nitride HEMT for RF and high power applications. *Superlattices and Microstructures* 109, 519–537. doi: 10.1016/j.spmi.2017.05.042.
- 4. Sarbishaei H, Wu DY and Boumaiza S (2012) Linearity of GaN HEMT RF power amplifiers – a circuit perspective. In 2012 IEEE/MTT-S International Microwave Symposium Digest, Jun. 2012, pp. 1–3. doi: 10.1109/MWSYM.2012.6259553.
- Trew RJ, Bilbro GL, Kuang W, Liu Y and Yin H (2005) Microwave AlGaN/GaN HFETs. *IEEE Microwave Magazine* 6, 56–66. doi: 10.1109/ MMW.2005.1417998.
- ElKashlan R, Khaled A, Rodriguez R, Putcha V, Peralagu U, Alian A, Collaert N, Wambacq P and Parvais B (2022) Linearity assessment of GaN HEMTs on Si using nonlinear characterisation. In 2021 16th European Microwave Integrated Circuits Conference (EuMIC), London, United Kingdom, Apr. 2022, pp. 30–33. doi: 10.23919/EuMIC50153. 2022.9783630.
- 7. Parvais B, Alian A, Peralagu U, Rodriguez R, Yadav S, Khaled A, ElKashlan RY, Putcha V, Sibaja-Hernandez A, Zhao M, Wambacq P, Collaert N and Waldron N (2020) GaN-on-Si mm-wave RF devices integrated in a 200mm CMOS compatible 3-level Cu BEOL(Invited). Presented at the IEEE International Electron Devices Meeting, San Francisco, 2020. doi: 10.1109/IEDM13553.2020.9372056.
- Peralagu U, Alian A, Putcha V, Khaled A, Rodriguez R, Sibaja-Hernandez A, Chang S, Simoen E, Zhao SE, De Jaeger B, Fleetwood DM, Wambacq P, Zhao M, Parvais B, Waldron N and Collaert N (2019) CMOS-compatible GaN-based devices on 200mm-Si for RF applications: integration and performance. *Presented at the IEEE International Electron Devices Meeting, San Francisco, 2019.* doi: 10.1109/IEDM19573.2019.8993582.
- Chiang C-Y, Hsu H-T and Chang EY (2012) Effect of field plate on the RF performance of AlGaN/GaN HEMT devices. *Physics Procedia* 25, 86–91. doi: 10.1016/j.phpro.2012.03.054.

- 10. Jarndal A and Kompa G (2005) A new small-signal modeling approach applied to GaN devices. *IEEE Transactions on Microwave Theory and Techniques* 53, 3440–3448.
- Alt A, Marti D and Bolognesi CR (2013) Transistor modeling: robust small-signal equivalent circuit extraction in various HEMT technologies. *IEEE Microwave Magazine* 14, 83–101. doi: 10.1109/MMM.2013. 2248593.
- ElKashlan RY, Rodriguez R, Yadav S, Khaled A, Peralagu U, Alian A, Waldron N, Zhao M, Wambacq P, Parvais B and Collaert N (2020) Analysis of gate-metal resistance in CMOS-compatible RF GaN HEMTs. *IEEE Transactions on Electron Devices* 67, 5. doi: 10.1109/ TED.2020.3017467.
- Jarndal A (2014) AlGaN/GaN HEMTs on SiC and Si substrates: a review from the small-signal-modeling's perspective: AlGaN/GaN HEMTs on SiC and Si modeling. *International Journal of RF and Microwave Computer-Aided Engineering* 24, 389–400. doi: 10.1002/mmce.20772.
- Chandrasekar H (2019) Substrate effects in GaN-on-silicon RF device technology. *International Journal of High Speed Electronics and Systems* 28, 1940001. doi: 10.1142/S0129156419400019.
- Yadav S, Cardinael P, Zhao M, Vondkar K, Khaled A, Rodriguez R, Vermeersch B, Makovejev S, Ekoga E, Pottrain A, Waldron N, Raskin J-P, Parvais B and Collaert N (2020) Substrate RF losses and nonlinearities in GaN-on-Si HEMT technology. In 2020 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2020, pp. 8.2.1–8.2.4. doi: 10.1109/IEDM13553.2020.9371893.
- 16. Yadav S, Cardinael P, Zhao M, Vondkar K, Peralagu U, Alian A, Khaled A, Makovejev S, Ekoga E, Lederer D, Raskin J-P, Parvais B and Collaert N (2021) CMOS compatible GaN-on-Si HEMT technology for RF applications: analysis of substrate losses and non-linearities. In 2021 International Conference on IC Design and Technology (ICICDT), Dresden, Germany, Sep. 2021, pp. 1–4. doi: 10.1109/ICICDT51558. 2021.9626530.
- 17. 'Sentaurus Device'. Synopsys, Inc. [Online]. Available at https://www. synopsys.com/silicon/tcad/device-simulation/sentaurus-device.html.
- 'Sentaurus Structure Editor'. Synopsys, Inc. [Online]. Available at https://www.synopsys.com/silicon/tcad/structure-editor.html#:~:text=Sentaurus %20Structure%20Editor%20is%20a,of%2Dthe%2Dart%20visualization.
- Ambacher O, Smart J, Shealy JR, Weimann NG, Chu K, Murphy M, Schaff WJ, Eastman LF, Dimitrov R, Wittmer L, Stutzmann M, Rieger W and Hilsenbeck J (1999) Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in Nand Ga-face AlGaN/GaN heterostructures. *Journal of Applied Physics* 85, 3222–3233. doi: 10.1063/1.369664.
- Betts L (2009) 'Nonlinear vector network analyzer applications', https:// www.microwavejournal.com/articles/7631-nonlinear-vector-network-analyzer-applications.
- Tsironis C (2019) 'Load pull characterization', Focus Microwaves White Paper 64. [Online]. Available at https://focus-microwaves.com/wp-content/uploads/2019/06/WP-LPC-5-Web.pdf.
- 22. Cripps SC (2006) *RF Power Amplifiers for Wireless Communications*, 2nd Edn. Boston: Artech House.
- Pedro JC, Nunes LC and Cabral PM (2014) Soft compression and the origins of nonlinear behavior of GaN HEMTs. In 2014 9th European Microwave Integrated Circuit Conference, Rome, Italy, 2014, p. 4. doi: 10.1109/EuMIC.2014.6997865.
- 24. Dhar SK, Sharma T, Darraji R, Holmes DG, Staudinger J, Zhou XY, Mallette V and Ghannouchi FM (2020) Impact of input nonlinearity on efficiency, power, and linearity performance of GaN RF power amplifiers. In 2020 IEEE/MTT-S International Microwave Symposium (IMS), Los Angeles, CA, USA, Aug. 2020, pp. 281–284. doi: 10.1109/ IMS30576.2020.9224110.
- Khandelwal S, Ghosh S, Ahsan SA and Chauhan YS (2017) Dependence of GaN HEMT AM/AM and AM/PM non-linearity on AlGaN barrier layer thickness. In 2017 IEEE Asia Pacific Microwave Conference (APMC), Nov. 2017, pp. 1134–1137. doi: 10.1109/APMC.2017.8251656.
- 26. Golara S, Moloudi S and Abidi AA (2017) Processes of AM-PM distortion in large-signal single-FET amplifiers. *IEEE Transactions on*

Circuits and Systems I: Regular Papers **64**, 245–260. doi: 10.1109/ TCSI.2016.2604000.

Nunes LC, Cabral PM and Pedro JC (2014) AM/AM and AM/PM distortion generation mechanisms in Si LDMOS and GaN HEMT based RF power amplifiers. *IEEE Transactions on Microwave Theory and Techniques* 62, 799–809. doi: 10.1109/TMTT.2014.2305806.



Rana ElKashlan obtained M.Sc. in electronics and communications engineering from the American University in Cairo in 2018. She joined the Interuniversity Microelectronics Centre (imec), Leuven, Belgium, as a Ph.D. candidate in late 2019 in collaboration with the Vrije Universiteit Brussel (VUB), Brussels, Belgium. Her research focuses on the optimization of RF GaN devices for high-performance communication systems

through non-linear RF characterization and modeling. She is particularly interested in a device-technology co-optimization approach for translating circuit-level requirements to device-level figures of merit.



Ahmad Khaled obtained B.Sc. in electronics and communication from Assiut University, Egypt, in 2009. He conducted his M.Sc. research at KU Leuven/imec and graduated in 2013. He then pursued his Ph.D. in materials science engineering at the KU Leuven in the field of 3D failure analysis and graduated in 2019. Since 2018, he has been involved at imec as an R&D engineer and is currently responsible for

RF device characterization in the advanced RF program at imec.



Raul Rodriguez obtained M.Sc. in telecommunication engineering and his Ph.D. from the Universidad de Las Palmas de Gran Canaria, Las Palmas, Spain, in 2013 and 2017, respectively. He has been an R&D engineer at imec since 2018. His current research interests include electrical and thermal characterization, TCAD and modeling of Si and GaN-based devices, and the implementation of device modng Verilog-A.

els for circuit simulation using Verilog-A.



Arturo Sibaja-Hernandez obtained Ph.D. in electrical engineering from the Katholieke Universiteit Leuven (KUL), Leuven, Belgium, in 2007. In 2006, he joined imec, Leuven, Belgium, where he has been focusing in the development of high speed SiGe:C HBTs, power Silicon VDMOS devices, InGaAs devices, power GaN devices, and GaN RF devices. His current research interests include

supporting the development of high-frequency GaN RF devices and SACM APD devices.



Uthayasankaran Peralagu obtained M.Eng. in electronics and electrical engineering and Ph.D. in electronics and nanoscale engineering from the University of Glasgow, Glasgow, UK, in 2008 and 2016. His M.Eng. final year thesis was on the fabrication and characterization of superconducting junctions with tailored barriers and his Ph.D. research was on the development of high-k/III-V p-channel MOSFETs for post-silicon CMOS. In

2008, he was an intern at Forschungszentrum Jülich, Jülich, Germany, where he worked on Josephson junctions. From 2013 to 2018, he was a postdoctoral associate with the University of Glasgow, where he worked on technology development for non-planar III-V CMOS for logic. In 2018, he joined Interuniversity

Microelectronics Centre, Leuven, Belgium, as an R&D engineer, where he is currently working on III-N device technology and integration for advanced RF applications.



AliReza Alian obtained his bachelor's degree in electrical engineering at the University of Tehran in 2002 and his master's degree at the Sharif University of Technology, Iran, in 2004. He received his Ph.D. in 2012 (imec/KULeuven, Belgium) on the design, fabrication, and characterization of III-V MOSFET devices. He has developed III-V logic devices as well as III-V tunnel FET devices based on GaSb and InGaAs. Since 2017 he has

been working on GaN-based device design and development for RF applications at imec.



Nadine Collaert obtained Ph.D. in electrical engineering from Katholieke Universiteit Leuven (KUL) in Belgium. She is currently the program director at imec, where she is responsible for the advanced RF program looking at heterogeneous integration of III-V/III-N devices with advanced CMOS to tackle the challenges of next-generation mobile communication. She was previously

the program director of the LOGIC Beyond Si program focused on the research on novel CMOS devices and new material-enabled device and system approaches to increase functionality. She has been involved in the theory, design, and technology of FinFET devices, emerging memories, transducers for biomedical applications, and the integration and

characterization of biocompatible materials. Dr. Collaert holds more than 400 publications and more than 10 patents in the field of device design and process technology.



Piet Wambacq obtained Ph.D. in electrical engineering from the Katholieke Universiteit Leuven (KUL), Leuven, Belgium, in 1996. Since 1996, he has been with imec, Leuven, where he is currently a fellow. He is also a parttime professor with the University of Brussels (VUB), Brussels, Belgium. He authored or co-authored six books and more than 350 scientific papers. His main interests are in analog, RF,

and mm-wave IC design for wireless communication and sensing applications. Dr. Wambacq has been on the Program Committee of solid-state circuit design conferences, such as European Solid-State Circuits Conference (ESSCIRC) and International Solid-State Circuits Conference (ISSCC). He was the vice-program chair of ISSCC 2022, and he is the program chair for ISSCC 2023.



Bertrand Parvais is a principal member of the technical staff at imec, Belgium, leading the development of advanced transistors for mm-wave applications. He obtained his electrical engineering and Ph.D. degrees from the Universite Catholique de Louvain (UCL), Belgium, in 2000 and 2004, respectively. He joined imec in 2005, working in the field of transistors modeling and CMOS mm-wave/

mixed-mode circuit design. He has also been a guest professor since 2017 at the Vrije Universiteit Brussel (VUB), Brussels, Belgium.