To save content items to your account,
please confirm that you agree to abide by our usage policies.
If this is the first time you use this feature, you will be asked to authorise Cambridge Core to connect with your account.
Find out more about saving content to .
To save content items to your Kindle, first ensure firstname.lastname@example.org
is added to your Approved Personal Document E-mail List under your Personal Document Settings
on the Manage Your Content and Devices page of your Amazon account. Then enter the ‘name’ part
of your Kindle email address below.
Find out more about saving to your Kindle.
Note you can select to save to either the @free.kindle.com or @kindle.com variations.
‘@free.kindle.com’ emails are free but can only be saved to your device when it is connected to wi-fi.
‘@kindle.com’ emails can be delivered even when you are not connected to wi-fi, but note that service fees apply.
Integration of the III–V channel MISFETs on the Si platform is a potential solution to realize performance improvement and power reduction in the sub-22 nm node and beyond. To take advantage of the high electron mobility of III-Vs, the MIS interfaces of high integrity should be developed. This paper reports how the MIS characteristics vary in response to the changes in the interface composition and structures, and discusses the physics and chemistry behind these observations. We fabricated a wide variety of the high-k/III–V interface structures by employing the state-of-the-art technologies of the epitaxial wafers by MOCVD, surface reconstruction control in the MBE environment, wet/dry surface treatments optimized by utilizing XPS/AES analyses, and deposition of quality dielectrics (Al2O3, HfO2) by ALD and EB evaporation. The MIS characteristics were evaluated in the capacitor and FET structures. The talk will include the following topics: the effects of the cation composition (Al, Ga, In) of the III-V bulk on the MIS characteristics , the importance of the anion control (N, S) at the interface to improve the MIS characteristics, and the surface orientation ((100) vs. (111)) as a new parameter in the III-V MIS device design . This work was carried out in the Nanoelectronics Project supported by NEDO/METI.  T. Yasuda et al., as discussed at 39th IEEE SISC (San Diego, Dec. 2008).
Email your librarian or administrator to recommend adding this to your organisation's collection.