Article contents
High-Current and Low Acceleration Voltage Arsenic Ion Implanted Polysilicon-Gate and Source-Drain Electrode Si MOS Transistor
Published online by Cambridge University Press: 25 February 2011
Abstract
The fabrication process of high current arsenic (As) ion implanted poly-silicon (Si) gate and source-drain (SD) electrode Si n-channel metal-oxide-semiconductor field-effect-transistor (MOSFET) was examined. Poly-Si film n-type doping was performed by using high current (typical current: 2mA) and relatively low acceleration voltage (40keV) As ion implantation technique (Lintott series 3). It was observed that high dose-As implanted poly-Si films as is show refractoriness against radical fluorine excited by microwave. Using GCA MANN4800 (m/c ID No.2, resist: OFPR) mask pattern printing technique, the high current As ion implantation technique and radical fluorine gas phase etching (Chemical dry etching: CDE) technique. the n-channel poly-Si gate (ps=∼L00ft/o) enhancement MOSFETs(ps-source-drain = =50n/o, SiO2 gate=380A) with off-leak-less were obtained on 3”Czochralski-grown 2Ωcm boron-doped p-type wafers (Osaka titanium). By the same process, a 8-bit single chip μ-processor with 26MHz full operation was performed.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 1993
References
- 2
- Cited by