Hostname: page-component-76fb5796d-2lccl Total loading time: 0 Render date: 2024-04-25T10:28:39.028Z Has data issue: false hasContentIssue false
  • English
  • Français

Applications of MeV Ion Implantation in Semiconductor Device Manufacturing

(Invited Paper)

Published online by Cambridge University Press:  21 February 2011

John O. Borland
John O. Borland*
Affiliation:
Genus, Ion Technology Division, 4 Muliken Way, Newburyport, MA, 01950.
Get access

Abstract

Use of MeV ion implantation for mass production of CMOS devices at 0.5um design rule and beyond is now being accepted around the world for 16Mb DRAM, 16Mb Flash memory and CMOS logic/microprocessor technologies. Incorporating MeV well formation for twin well and triple well results in a reduction of up to 3 masking layers corresponding to process simplification and manufacturing cost reduction of 10% to 16%. For CMOS logic application, a new structure called BILLI (Buriedjmplanted Layer for Lateral Isolation) is showing great promise for latch-up free CMOS and when combined with hydrogen denuded bulk Czochraliski (CZ) grown silicon wafers, has the potential to replace epitaxial wafers with improved device performance. This paper will review MeV ion implantation use for these various CMOS applications.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 354: Symposium A – Beam Solid Interactions for Materials Synthesis and Characterization , 1994 , 123
Copyright
Copyright © Materials Research Society 1995

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Park, K.T. and Park, J.W., presented at the Genus MeV Implant Seminar, SEMICON/West, July 21, 1993.Google Scholar
2 Genus/Samsung press release, Aug. 23, 1993.Google Scholar
3 Microdevices, Nikkei, Special report on DRAM, p. 47 – 61, Sept. 1993.Google Scholar
4 Tsukamoto, K., presented at the Genus MeV Implant Seminar, SEMICON/West, July 21, 1993.Google Scholar
5 Lee, K. et al. , IEDM-93, section 6.5, p. 131, Dec. 1993.Google Scholar
6 Mori, S., presented at the Genus MeV Implant Seminar, SEMICON/West, July 21, 1993.Google Scholar
7 Borland, J. and Koelsch, R., Solid State Technology, p.28, Dec. 1993.Google Scholar
8 Microdevices, Nikkei, Special report on 64Mb DRAM, Nov. 1993.Google Scholar
9 Fuji, S. et al. , IEEE J. Solid State Circuits, vol. 24, (5), p.l 170, Nov. 1989.Google Scholar
10 Umezawa, A. et al. , IEEE J. Solid State Circuits, vol. 27, (5), p. 1540, Nov. 1992.Google Scholar
11 Jinbo, T. et al. , IEEE J. Solid State Circuits, vol. 27, (5), p. 1547, Nov. 1992.Google Scholar
12 Norishima, M. et al. , IEEE IEDM-91, section 17.7.1, p.489, Dec. 1991.Google Scholar
13 Honeycutt, J., Roberts, M., Ahmed, F. and Marr, K., presented at the Genus MeV Implant Seminar, SEMICON/West, July 20, 1994.Google Scholar
14 Borland, J., presented at the Genus MeV Implant Seminar, SEMICON/West, July 20, 1994.Google Scholar
15 Borland, J. and Deacon, T., Solid State Technology, vol. 27, (8), p. 123, Aug. 1984.Google Scholar
16 Yamaguchi, T. et al. , IEEE IEDM-83, section 24.3, p.522, Dec. 1983.Google Scholar
17 Borland, J. and Drowley, C., Solid State Technology, vol. 28, (8), p.141, Aug. 1985.Google Scholar
18 Manoliu, J. and Borland, J., IEEE IEDM-87, section 2.3, p.20, Dec. 1987.Google Scholar
19 Chen, J., IEEE Circuits and Device Magazine, March 1986, p. 16.Google Scholar
20 Choi, K., Borland, J. and Hahn, S., the Electrochemical Society, VLSI Science and Technology/1985, PV85-5, p.88, 1985.Google Scholar
21 Ameraseka, A. and Liu, Jiann, presented at the Genus MeV Implant Seminar, SEMICON/West, July 20, 1994.Google Scholar
22 Gardner, M., Fulford, J., Wristers, D. and Borland, J.., IEEE 1994 Symposium on VLSI Tech., section 8B.4, p.l 11, June 1994.Google Scholar
23 Sanders, T. et al. , Florida Institute of Technology, private communications.Google Scholar
24 Borland, J., MeV BILLI Structure, patent pending.Google Scholar
25 Tamura, M., Natsuaki, N., Wada, Y. and Mitani, E., Extended Abstracts, SSDM-86, p.537, Aug. 1986.Google Scholar
26 Tsukamoto, K., Kuroi, T., Komori, S. and Akasaka, Y., Solid State Technology, vol. 35, (6), p. 49, June 1992.Google Scholar
27 Maeda, T., et al. , 1990 VLSI Symposium, section 6C-2, p.79, June 1990.Google Scholar
28 Samata, S., presented at the Genus MeV Implant Seminar, SEMICON/West, July 20, 1994.Google Scholar
29 Borland, J., Silicon Surface Cleaning Technologies For CVD Deposition, Cleanrooms 1994 presentation, Oct. 1994.Google Scholar