No CrossRef data available.
Article contents
Improvement of Gate Oxide Integrity in Low Temperature Poly Silicon TFT
Published online by Cambridge University Press: 01 February 2011
Abstract
The electrical characteristics of SiH4-based PECVD gate oxide have been investigated with respect to gate oxide integrity (GOI) and its reliability. It was found that the GOI of poly-Si TFT integrated on glass substrate strongly depended on the charge trapping and deep level interface states generation under Fowler-Nordheim stress (FNS). By applying elevated temperature postanneal without vacuum break after the gate oxide deposition, highly reliable gate oxide was obtained. Under FNS, ID-VG curve showed severe shift and degradation of subthreshold slope, which were reduced by adopting post-annealed gate oxide. Besides, the TFT with post-annealed gate oxide showed around 10 times higher charge to breakdown than that of as-deposited gate oxide. Charge to breakdown of MOS capacitors were also studied. By applying post-annealed gate oxide, charge to breakdown drastically improved, which could be explained by reduced charge trapping under FNS.
- Type
- Research Article
- Information
- Copyright
- Copyright © Materials Research Society 2003
References
1.
Oana, Yasuhisa, “Current and Future Technology of Low Temperature Poly-Si TFT-LCDs,” IDMC, pp. 57–60, (2000).Google Scholar
2.
Ibaraki, N., “Low-Temperature Poly-Si TFT Technology,” SID Digest, pp. 172–175, (1999).Google Scholar
3.
Goto, Masashi, Sakai, Masahiro, Shibuya, Munehiro and Nishitani, Mikihiko, “Characteristics of SiO2 films prepared by TEOS based PECVD,” AMLCD, pp. 143–146, (1999).Google Scholar
4.
Takami, Akihiro, Ishida, Arichika, Tsutsumi, Junsei, Nishibe, Tooru and Ibaraki, Nobuki, “Threshold voltage shift under the gate bias stress in low-temperature poly-silicon TFT with the thin gate oxide film,” AMLCD, pp. 45–48, (2000).Google Scholar
5.
Farmakis, F. V., Brini, J., Kamarinos, G., and Dimitriadis, C. A., “Anomalous Turn-On Voltage degradation During Hot-Carrier Stress in Polycrystalline Silicon Thin-Film Transistors,” IEEE Electron Device Letters, Vol. 22, No. 2, pp. 74–76, (2001).Google Scholar
6.
Kimura, Mutsumi, Inoue, Satoshi and Shimoda, Tatsuya, “Dependence of Poly-Si TFT Characteristics on Oxide Interface Traps and Grain Boundary Traps,” AMLCD, pp. 255–258, (2002).Google Scholar
7.
Kimura, Mutsumi, Inoue, Satoshi and Shimoda, Tatsuya, “Extraction of trap states in lasercrystallized polycrystalline-silicon thin-film transistors and analysis of degradation by selfheating,” Journal of Applied Physics, Vol. 91, pp. 3855–3858, (2002).Google Scholar
8.
Shiue, Jao-Hsian, Lee, Joseph Ya-min, and Chao, Tien-Sheng, “A Study of Interface Trap Generation by Fowler-Nordheim and Substrate-Hot-Carrier stresses for 4-nm Thick Gate Oxides,” IEEE Trans. Electron Devices, Vol. 46, No. 8, pp. 1705–1710, (1999).Google Scholar