Hostname: page-component-8448b6f56d-c4f8m Total loading time: 0 Render date: 2024-04-18T11:12:01.442Z Has data issue: false hasContentIssue false

Thermal Stability Study of the Interconnect System with Fluorinated Silicate Glass as IMD Layers

Published online by Cambridge University Press:  15 February 2011

Weidan Li
Affiliation:
LSI Logic Corp., R&D Division, Santa Clara, CA 95054
Wilbur Catabay
Affiliation:
LSI Logic Corp., R&D Division, Santa Clara, CA 95054
Get access

Abstract

While fluorinated silicate glass (FSG) has been proposed for low k inter-metal dielectric (IMD) applications in a multi-level interconnect system either as the only IMD material, or as one of the materials for a multi-layer IMD system, thermal stability of the FSG film and its impact on device reliability remain a concern for this application. In this study, SIMS, SEM, and optical microscope analyses were carried out to evaluate the thermal stability of the FSG films and the possible reactions between FSG and metals. It was observed that at elevated temperatures fluorine tends to diffuse into an undoped oxide film rather than be desorbed. The data indicate that F diffuses 3.5 times faster in a silicon oxide film than in a silicon nitride film. Sub-half micron devices were processed with FSG as IMD layers. The devices were tested using an intensive thermal stability test methodology. A TiSi2 reaction with F which diffused from the FSG film was observed under optical microscopy. This reaction caused TiSi2 delamination. Electrical characterization of devices was performed before and after the thermal stability test. Although the device performance did not change greatly, the reaction certainly affects the long term device reliability (vide infra). Barrier materials were investigated to solve the F diffusion problem. With the proper diffusion barrier, the problem of the fluorine reaction with TiSi2 and subsequent metal blistering was eliminated.

Type
Research Article
Copyright
Copyright © Materials Research Society 1997

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Ida, J., Yoshimaru, M., Usami, T., Ohtomo, A., Shimokawa, K., Kita, A., and Ino, M., Tech. Digest of 1994 Symp. on VLSI Technol., p. 59 (1994).Google Scholar
2. Laxman, R., Semiconductor Int., May, 1995, p. 71.Google Scholar
3. Usami, T., Shimokawa, K., and Yoshimaru, M., Jpn. J. Appl. Phys., Vol. 33, Pt.l, p. 408 (1994).Google Scholar
4. Jain, M. K., Taylor, K. J., Dixit, G. A., Lee, W. W., Ting, L. M., Shinn, G. B., Nag, S., Havemann, R. H., Luttmer, J. D., and Chang, M., Proc. of VLSI Multilevel Interconnection Conference, p. 23 (1996).Google Scholar
5. Li, W., Reddy, K., Catabay, W., and Gupta, A., Proc. of VLSI Multilevel Interconnection Conference, p. 125 (1996).Google Scholar
6. Robles, S., Russell, K., Lee, P. W., Tran, H., Verma, A., and Li, W., Electrochem. Soc. Meeting Abstracts, Vol. 96–1, p. 945 (1996).Google Scholar
7. Lee, P., Mizuno, S., Verma, A., Tran, H., and Nguyen, B., J. Electrochem. Soc., Vol. 143, p. 2015 (1996).Google Scholar
8. Stoney, G. G., Proc. R. Soc. London, A 82, p. 172 (1909).Google Scholar