

Microelectronics Packaging and Integration

Robert H. Reuss and Babu R. Chalamala,
Guest Editors

Abstract

The focus of this issue of *MRS Bulletin* is to explore the impact of materials science and technology on microelectronics packaging and integration. Progress in microelectronics packaging has been intimately tied to the continuous advances made in the associated materials, process technologies, and design tools. This is especially true now, as packaging moves into an era driven by the need for complex system-level solutions. This issue is our attempt to present the current status of microelectronics packaging technology and integration and to highlight various perspectives on the future evolution of the field.

Keywords: microelectronics packaging and integration, microelectronic materials, technology roadmaps.

Introduction

The intent of this issue of *MRS Bulletin* is to review a range of microelectronics packaging challenges and the associated integration issues. Historically, microelectronics packaging has been driven primarily by the needs of the high-performance computing industry. However, with the advent of portable consumer electronics as the major application driver, the requirements for microelectronics packaging have been rapidly diversifying. This is especially true in the case of wireless and hand-held devices, where low-power and high-performance device technology coupled with cost sensitivity has resulted in a re-defining of the role of infrastructure in microelectronics packaging. The result has been a greater push toward the rapid adaptation of system-in-a-package (SiP) solutions. Even in the case of high-performance computing, interconnects and packaging are reaching a critical point wherein interconnects, assembly, and packaging have become a significant factor in determining the cost and overall system performance of the device or module.

While our primary objective is to present a review of the status and future directions of various microelectronics packaging technologies, we can cover only a small

spectrum of the many important topics. Microelectronics packaging is a diverse subject driven by the needs of myriad applications. For example, the packaging needs of high-performance microprocessors are quite different from those of hand-held devices like personal digital assistants (PDAs) and cellular telephones. However, most applications share the need for low power consumption, high performance, and low manufacturing cost. Along with high-performance computing, emerging applications in communications, transportation, and consumer electronics require enhanced packaging capabilities. Other important applications such as optical microelectromechanical systems (MEMS), storage devices, and medical electronics have their own unique sets of packaging requirements.

We invited a number of leading materials and device technologists to provide their views of critical aspects of microelectronics packaging and to offer their insights on future directions, especially on the materials involved and related processes. Given the diversity of microelectronics packaging and the problems to be addressed, this attempt is no doubt incomplete. However, we hope that we have

provided a useful starting point for those seeking to better understand the challenges of this critical technology.

Leading the issue is a review by Atluri et al. on the critical aspects of high-performance microprocessor packaging. This team of Intel engineers shows how the package has evolved from a simple enclosure into a critical part of the overall system in a high-performance microprocessor assembly. As processor speeds move into the multi-gigahertz range, package design has become more significant. In fact, from an overall system-design view, the package has to be seen as a complex microassembly of a diverse set of materials and process technologies. Most all of, it is important to realize that the interconnection, assembly, and packaging of chips are not separate functions, but should be viewed as the incorporation of diverse materials into functional, integrated device structures.

To fully utilize the manufacturing advantages of complementary metal oxide semiconductor (CMOS) processing, there has been a sustained effort to produce complete system-on-a-chip (SoC) solutions. Even though SoC is conceptually the most desirable technical solution, true wafer-level integration of heterogeneous functionality has so far been difficult to achieve. For example, a brief look at the inside of a typical cellular telephone (Figure 1) highlights the issue. Despite the high degree of wafer-level integration, the number of discrete components still remains very high. However, on-wafer integration, if successful, allows for mixed-signal functionality, integrated passives (i.e., resistors and capacitors embedded in the packaging), and smart power-management tools. To accomplish this, there is a significant amount of activity in integrated passives and, increasingly, three-dimensional (3D) integration. Three-dimensional integration involves embedding transistors on multiple layers throughout the volume of the package, instead of confining the transistors to a single two-dimensional (2D) layer; the challenge of interconnecting devices on multiple levels adds significantly to the complexity of the process. To a certain degree, passive elements have been incorporated into integrated circuits (ICs). However, these passives are typically fabricated with standard semiconductor processing methods using materials such as doped monocrystalline or polycrystalline silicon, silicon oxides, and oxynitrides. As such, these integrated passives are located adjacent to the silicon substrate and consequently suffer decreased performance, especially in rf and high-speed applications. Thus, until high-performance passives can




Figure 1. Photos of the interior of a cellular telephone, showing the large number of discrete components. Despite the high level of integration possible today, a cell phone still has hundreds of components and almost a thousand solder joints.

be readily integrated as part of the wafer fabrication process, the integration of passive and active elements at the package level (SiP) will be critical for continued increases in microelectronics performance.

While significant progress has been made in both 2D and multichip packaging, the development of true 3D ICs is still in its infancy. Wafer-level 3D integration can lead to interconnect, circuit, and system solutions that could result in high-performance devices. However, even for planar CMOS technology, the increased design complexity and long lead time to production often render SoC an impractical or cost-ineffective solution for many applications. This is especially true in the case of heterogeneous systems, where a combination of analog, digital, and rf functionality is required. Performance, cost, and time-to-market limitations also preclude SoC as a viable approach in many cases. SiP offers the most flexible solution. Where there has been tremendous progress in SoC development, it has been primarily for digital logic with limited analog and rf functionality.

Whereas SoC suffers from difficulties of mixed-signal functionality, packaging-driven approaches based on SiP do not have that problem. In fact, the well-established packaging infrastructure and low-cost manufacturing provide tremendous advantages for SiP in heterogeneous integration. It is anticipated that the advantages associated with SiP will make such multichip packages a solution of choice for a considerable period of time. In this regard, SiP-based technology has become the vanguard of true heterointegration.

Until recently, wireless and display devices have driven the integration of rf components, high-speed signal processors, sensors, and optical components on high-performance substrates. However, this is changing rapidly as new systems increasingly demand low-power, ultralight, and portable devices. This is where SiP-based 3D integration becomes relevant. SiP-based 3D integration is essentially a materials-based packaging technology. In their article, Ozguz and Yamaguchi review the materials requirements and challenges for 3D packaging of electronic and optoelectronic

systems. Three-dimensional SiP requires the use of a variety of materials within a small volume. The materials selection for 3D packaging is critical from electrical, optical, mechanical, thermal, and manufacturability viewpoints. The materials combination depends also on the intended application for the 3D packaged modules. Three-dimensional packaged systems offer performance advantages that cannot be provided by planar implementation when materials are judiciously selected. But perhaps the biggest challenge for SiP is the development of an integrated design methodology that allows for a systematic approach to SiP product development. This would include all the tools necessary for a complete thermoelectromechanical analysis and evaluation of design requirements. Furthermore, it would facilitate intelligent partitioning of the system based on both technical and cost factors.

Packaging for solid-state power electronics is an important area that is often overlooked. In fact, power electronics provide the primary function of converting or controlling electrical energy according to the desired device or module requirements. Power-electronics components perform various essential power-conversion and control functions, including control of power levels, power densities, voltages, currents, frequencies, duty cycles, and chemical environments. Power components include motor drives; ac/ac, ac/dc, and dc/dc converters; and rf and microwave electronics. Given the voltages and current levels required for power-electronics applications, this area stresses materials requirements perhaps more than any other aspect of microelectronics packaging. Not only must the package protect the chip from environmental factors, but the packaging materials must also be capable of insulating the environment from current and voltage spikes associated with a power device. Shaw succinctly summarizes the materials science aspects of packaging high-power electronics in his article.

Many advances will be achieved only by integrating IC packaging more closely into the wafer fabrication or board assembly, since the interconnect solutions must be developed in a total system approach to design and manufacturing. This will cause quality and reliability issues to be further complicated as this move toward system integration develops, especially with MEMS and integrated optical elements. MEMS devices are delicate structures sensitive to damage due to handling or environmental influences. Their functionality depends on either sealing out the environment or being in direct contact with it in order to analyze its characteristics. Stress,

thermal load, and contaminants may change the operating characteristics of the MEMS device. Here, packaging technology is challenged to extend from microelectronics toward MEMS and micro-optical devices for telecom and optical markets. Most current methods heavily rely on single-chip packages derived from the microelectronics industry, wafer-level capping to enable the device to be packaged like an IC, or highly specialized packages designed to complement the function of the MEMS device itself. MEMS packaging is steadily moving toward chip-scale packages (CSPs) and flip-chip-based packaging solutions. Chip-scale packaging is done at the wafer or die level, while flip-chip technology involves the deposition of solder bumps on two separate die, then flipping one on top of the other to join them together. In this important and still-emerging area, we have two articles exploring packaging, materials, and reliability issues for MEMS devices. Jung provides an overview of MEMS packaging and various methods available to fabricate these sophisticated structures. Gooch and Schimert focus on two approaches to vacuum packages and the corresponding materials challenges.

Improvements in electrical performance and a reduction in the cost of packages both lead to a reduction in the number of steps in the packaging process. Chip-scale and wafer-scale packaging are the industry trends. Bakir et al. discuss progress in the development of high-density interconnects for substrate-compliant wafer-level packaging. Another area that poses extremely difficult materials and packaging challenges is high-speed digital (e.g., microprocessors, digital memory) and mixed rf devices (i.e., rf devices coupled with analog or digital components). The fundamental materials characteristics—dielectric constant, dielectric loss, conductivity, resistivity, moisture absorption, glass-transition temperature, strength, time-dependent deformation (creep), and fracture toughness—must be thoroughly understood for high-speed digital and rf device operation. Frear and Thomas highlight the key issues in electronic packaging for high-performance digital and rf devices.

As components move toward smaller and smaller dimensions, interconnects and packaging will have to be viewed with a different eye—not as two distinct functions, but as interwoven pieces of the same puzzle. The use of copper interconnects with low- κ dielectrics along with reduced feature sizes has already resulted in higher operating frequencies at lower voltages. With the reduction in feature sizes, thermal management at both the package level and board level has become a major

issue. Most notable is the need for heat removal in applications with very high power dissipation. The problem of heat transfer is exacerbated by the close packing of the chips, the higher heat fluxes required (higher-power chips), and the need for reduced junction temperatures. Thermal issues will be more difficult to manage going forward, and they need to be viewed as a major bottleneck to further progress.

New Packaging Technology Challenges

One of the most difficult challenges faced by the microelectronics packaging industry is not a technical one, but a business one. Viable solutions here are as important as overcoming technical challenges. Advanced microelectronics packaging is both a labor- and cost-intensive enterprise. The changes occurring in the microelectronics packaging industry are in many ways an outgrowth of what happened to semiconductor device manufacturing during the 1990s. The move toward outsourcing of microelectronics packaging is rapidly gaining momentum, resulting in the growth of several dominant packaging foundries. The internal packaging efforts at a number of major semiconductor device manufacturers are shrinking, and the move toward wholesale outsourcing of packaging operations is only going to accelerate in the future. Ironically, this move away from vertical integration is happening as the distinct separation of wafer fab, packaging, and board assembly processes and services is becoming less clear. The package is no longer just an afterthought; it is an integral part of the total system solution. However, if there are to be two distinct entities, chip manufacturing and stand-alone packaging, both types of organizations must be able to interact to solve the myriad technology challenges while remaining economically viable.

As a partial response to these trends and to develop better and more coordinated roadmaps for chip-scale and wafer-level packaging, several key package tool vendors have formed consortia to accelerate the development of volume production with 300-mm wafers. The principal consortia in this area include the Advanced Packaging and Interconnect Alliance (APiA) and the Semiconductor Equipment Consortium for Advanced Packaging (SECAP). These are intended to enable back-end process and packaging equipment vendors to provide comprehensive tools and support with total packaging solutions for the chip-level and wafer-level packaging areas. APiA has established 300-mm pilot lines for developing solder bumping (the placement of solder balls on

a wafer for wire bonding or flip-chip interconnecting), wafer-level packaging, and wafer-level interconnect processes. SECAP is working on delivering optimized process equipment for bumping, wafer-level packaging, and high-density interconnect technology. However, wafer-level packaging is still at a very early state in the packaging technology life cycle.

The 2001 International Technology Roadmap for Semiconductors (ITRS) identified several key challenges for the interconnect, assembly, and packaging areas. These major roadblocks are grouped into two segments: short-term for the ≥ 65 -nm node (through 2007), and long-term for the < 65 -nm node, where solutions will be required in the time frame beyond 2007. The assembly and packaging grand challenges from the ITRS are listed in Table I. Each major challenge requires progress in the introduction of a number of new materials and process technologies for semiconductor assembly and packaging. For example, the introduction of Pb-, Sb-, and Br-free packaging materials must be accomplished, along with the use of lower-cost materials and processes to meet these requirements while providing improved reliability. The integration of new low-loss dielectrics along with substrate technologies that allow for high-frequency operation will be necessary. No doubt many materials-compatibility challenges will arise as these new requirements are addressed.

Technological advances will spur the growth of 3D interconnects. These advances will involve not just stackable packages, but the stacking of chips and wafers as well. Device stacking can materially reduce the distance signals must travel between chips, which in turn can improve performance while reducing product size. Future systems will continue to shrink in size and use less power. Larger amounts of memory and higher-speed data processing will be required to handle the increasing amounts of data used in broad-band applications. An alternative to shorter wires is, of course, optical or rf interconnects (chip-to-chip or perhaps on-chip). It is too early to know if or how this will be done. Suffice it to say that success will require a complex set of materials-based solutions to address the performance, reliability, and cost challenges associated with such a radical departure from current practice.

Even though the integration of chip, component, and packaging design tools is becoming essential, the gap between chip-scale and package design tools appears to be widening. The continuous migration of semiconductors to smaller features, higher frequencies, higher power densities, lower voltages, and the integra-

Table I: Grand Challenges in Microelectronics Assembly and Packaging.

Short-Term (feature size ≥ 65 nm, through 2007)	Summary of Challenges
Improved organic substrates	Glass-transition temperature compatible with Pb-free solder processing Increased wireability at low cost Improved dimensional control and lower dielectric loss to support low-cost embedded-passive and higher-frequency applications Improved planarity and low warpage at higher process temperatures Low moisture absorption
Improved underfills for flip chips on organic substrates	Improved flow, fast dispense/cure, better interface adhesion, lower moisture absorption Higher operating range (170°C) for automotive applications in liquid-dispensed underfills Improved adhesion, small filler size, and improved flow for mold-based underfills
Coordinated design tools and simulators to address chip, package, and substrate co-design	Mixed-signal codesign and simulation environment Faster analysis tools for transient thermal analysis and integrated thermomechanical analysis Electrical issues (power disturbs, EMI, ^a signal integrity associated with higher frequencies/currents and lower voltage switching) Commercial EDA ^b supplier support
Impact of Cu/low- κ dielectrics on packaging	Direct wire bond or solder bump to Cu Bump and underfill technology to assure low- κ dielectric integrity Improved mechanical strength of dielectrics Interfacial adhesion
Pb-, Sb-, and Br-free packaging materials	Lower-cost materials and processes to meet new requirements, including higher reflow temperatures Reliability under thermal cycling (stress and moisture)
Long-Term (feature size < 65 nm, beyond 2007)	
Package cost that may greatly exceed die cost	Die cost continues to drop, while package cost continues to increase, but research investments in packaging are decreasing in the short term
Small, high pad count; high-frequency die	Array I/O ^c pitches below 50 μm Substrate wiring density to support > 20 lines/mm Lower-loss dielectrics Skin effect above 10 GHz
Close gaps between substrate technology and the chip	Interconnect density scaled to silicon (silicon I/O density increasing faster than the printed circuit)
System-level design capability to integrated chips, passives, and substrates	Partitioning of system designs and manufacturing across numerous companies will make required optimization of performance, reliability, and cost of complex systems very difficult; complex standards for information types and management of information quality, along with a structure for moving this information, will be required

Source: 2001 International Technology Roadmap for Semiconductors (<http://public.itrs.net>).

^aEMI = electromagnetic interference.

^bEDA = Electronic Design Automation. The EDA industry provides products and services to chip and package designers/manufacturers.

^cI/O = input/output interconnects

tion of mixed signals demands a very aggressive packaging technology roadmap. Otherwise, packaging will become *the* (not just *one*) limiting factor in the continued evolution of semiconductor technology. It is necessary to develop integrated design tools and simulation technology that will simultaneously consider items such as electrical characteristics, thermal dissipation, thermomechanical stress, physical requirements, and environmental impact. Such tools and technology are needed throughout the design process in order to reliably mount a chip in a package/module or a chip/package on a board. Support from commercial EDA suppliers is indispensable in this regard (the Electronic Design Automation industry supports chip and package designers with tools, products, and related services). The acceleration of the development of coordinated design tools and simulators has been identified as a major challenge by the ITRS. Materials development and characterization will be essential if truly integrated design tools are to become a reality.

Both SoC and SiP are solutions to system integration that are available today. Certainly, more tools and other infrastructure will be needed to fully realize their individual potential, but the basic building blocks are in place. For the longer term, an alternative solution may become available, at least for some classes of macroelectronic system-integration problems. Two trends suggest this potential. First, display technology has become more pervasive in the overall system and more microelectronics-like with the advent of active-matrix liquid-crystal displays (AMLCDs) and organic light-emitting diode display technology. As thin-film transistors (TFTs) are integral to the operation of these devices, it becomes attractive to consider what other functions can be implemented with the “free” transistors available from display fabrication. In this sense, such integration on a display substrate is analogous to the driving force for SoC. Of course, the dimensions and material performance of amorphous/poly-Si or organic TFTs cannot compete with those of advanced Si ICs. However, as the TFT technology improves, so will device performance. Probably more critical is to consider the problem from a system perspective and analyze what features can be implemented with TFTs—and whether doing so would provide sufficient cost, reliability, or performance benefits. The use of inferior TFT devices is counterintuitive to the IC industry. But, as the use of poly-TFT onboard driver ICs for LCDs has shown, there can be overall system advantages. This leads to the second trend that may help create

a macroelectronic system integration approach. The evolution of circuit-board technology has a similar history. Originally, the board functioned only as a substrate to interconnect the various components. But the constant demand for more performance at lower cost has led to the use of metal interconnect lines and dielectric layers for the fabrication of "free" embedded passive components. Board technology based on polymeric dielectrics offers the potential of compatibility with organic TFTs. Thus, significant built-in functionality may be possible at little extra cost or complexity. In the case of both display and board technology, some of the materials and processes could become part of a macroelectronic, system-on-substrate approach. However, the bigger driving force is conceptual. Once the size of the system has been determined by its intended function, smaller and smaller components may no longer be an advantage. Rather, using materials and devices integral to the fabrication process to reduce the system complexity and cost or improve its reliability may be much more beneficial. The macroelectronics approach to systems integration provides yet another opportunity to enhance system capability. Techniques for the fabrication of TFTs on polymeric substrates may lead to various fold-out features that make up in applications flexibility what they lack in performance capability. Fold-out features are created by integrating chips on a flexible substrate like Kapton (a polymer film) and then sandwiching the chips by folding the substrate in order to make the devices fit in a small volume.

Future Opportunities

In this overview, we have covered a range of topics. We could also touch on several other significant or emerging areas. For instance, advances in microelectronics,

MEMS, and wireless devices promise revolutionary advances in medical electronics. The realization of these long-sought advances will be critically dependent upon the kinds of package advances (size, cost, reliability) described here. However, a further challenge in many applications will be delivering the desired functionality while achieving biocompatibility. This may be one of the most difficult challenges for the packaging community to overcome.

While perhaps not as daunting as *in vivo* operation, the desire for novel electronic form factors will add to the already formidable list of packaging materials technology issues. Examples include electronic textiles and large-area electronics. Systems based on such concepts represent a novel packaging challenge. Not only must the materials provide all of the attributes associated with the usual package requirements, but in addition, the "package" must be flexible, conformable, or perhaps even washable.

Large-area, printable electronics is another emerging area that can be expected to introduce new materials challenges at all levels. While display products are the best known example of large-area electronics, significant interest and development in other applications is occurring. These include rf tags, smart cards, and sensor arrays. Regardless of the end application, such systems comprise a "chip" that is from several square centimeters to perhaps several square meters in size. The underlying premise for this technology is that the electronic components can be fabricated by a printing-type technology rather than by conventional wafer fabrication approaches. For this concept to be viable, it is obvious that the "package" must also be fabricated by analogous, low-cost, high-volume methods. Novel concepts such as these promise to open entirely new

fields of electronics development, with advances in interconnect, package, and assembly materials technology acting as key enablers.

For Further Information

The 2001 International Technology Roadmap for Semiconductors (ITRS) is a summary document on the needs of the semiconductor industry. The full document can be found on the Web at <http://public.itrs.net>. The sections relevant to this issue of *MRS Bulletin* are "Assembly and Packaging" and the ITRS public roadmaps Web site. The National Electronics Manufacturing Initiative Inc. (www.nemi.org) maintains a comprehensive roadmap (NEMI 2001 Roadmap) for a broad variety of electronics manufacturing technologies including components, packaging, and assembly. Similarly, the Electronic Industries Association of Japan (www.jeita.or.jp/eiaj/english/) maintains the Jisso Technology Roadmap 2000, which is relevant for interconnects, assembly, and packaging. However, starting with the 2001 ITRS, the assembly and packaging section is a worldwide coordinated effort and includes contributions from NEMI and EIAJ. However, these are mostly industry-driven initiatives to create awareness and stimulate development toward solving critical problems that cannot be solved by a single company or organization.

Several professional societies are active in the area. These include the IEEE Component, Packaging, and Manufacturing Technology Society (www.cpmpt.org), the International Microelectronics and Packaging Society (www.imaps.org), and the Materials Research Society (www.mrs.org), which has presented a number of symposia on this topic. □

Robert H. Reuss, Guest Editor for this issue of *MRS Bulletin*, joined the Defense Advanced Research Projects Agency (DARPA) in Arlington, Va., as a program manager in the Microsystems Technology Office in 2001. He is responsible for several research programs, including the MARCO Focus Center Research Program; Technology for Efficient, Agile

Mixed-Signal Microsystems; and Mission Specific Processing. His scientific interests involve the application of materials and electrochemistry technologies to advanced microelectronics and microsystems integration as well as large-area electronics.

Prior to joining DARPA, Reuss spent 20 years in various technology and research

management positions with Motorola in Tempe, Ariz. Earlier, he worked for the U.S. government as a research and development manager for seven years and was a research faculty member at the University of Colorado for three years, where he was an NIH postdoctoral fellow. Reuss was a National Science Foundation fellow and received his PhD degree in chemistry

from Drexel University in 1971.

Reuss was elected to Motorola's Science Advisory Board and is a member of the Electrochemical Society, the Materials Research Society, and the Society for Information Display, a senior member of IEEE, and a past chair of the Phoenix Chapter of IEEE's Waves and Device Societies. He has published more

than 50 papers and has been awarded 13 U.S. patents.

Reuss can be reached by e-mail at rreuss@darpa.mil.

Babu R. Chalamala, Guest Editor for this issue of *MRS Bulletin*, joined MCNC Microelectronic Technologies in Research Triangle Park, N.C., as a principal scientist in November 2002. Prior to that,

he was a research staff member at various Motorola laboratories and groups, including the Advanced Products Research and Development Laboratory, the Materials and Structures Laboratory in the Semiconductor Products Sector, and the Advanced Materials Group in the Flat-Panel Display Division in Tempe, Ariz., for more than six years. He started his industrial research career at Texas Instruments in Dallas in the Flat Display Products Department. His research interests lie in flat-panel displays, large-area electronics, vacuum microelectronics, and electronic materials development.

Chalamala received a BTech degree in electronics and communications engineering from Sri Venkateswara University in India in 1987 and a PhD degree in physics from the University of North Texas in 1996.

He has published more than 75 papers in refereed journals and conference proceedings and has been awarded six U.S. patents. He is a senior member of IEEE and a member of the American Physical Society, the American Vacuum Society, the Materials Research Society, and the Society for Information Display. He served as a co-organizer of the MRS symposium on flat-panel displays and sensors in the spring of 1999 and is co-organizer of a symposium on flexible electronics for the 2003 MRS Spring Meeting. He was chair of the first IEEE Workshop on OLEDs at the IEEE LEOS annual meeting in Glasgow in November 2002. He was a guest editor of

the Proceedings of the IEEE special issue on flat-panel display technology in April 2002. He currently chairs the IEEE Lasers and Electro-Optics Society Technical Committee on Displays and also serves on the executive committee of the 2003 SID International Symposium.

Chalamala can be reached by e-mail at chalamala@mcnc.org.

Vasudeva P. Atluri is a silicon integration manager in the Assembly Technology Development (ATD) organization at Intel Corp. in Chandler, Ariz. His group is responsible for ensuring that technical issues are properly managed to enable a successful interface between the silicon technology development group and ATD. He is also responsible for the design of test chips that help validate the performance and reliability of silicon after it has been packaged, and he helps in defining design rules for products. Prior to joining Intel, Atluri was employed at the Advanced Packaging Development Center of Motorola Inc. in Phoenix, working on reliability aspects of plastic packages.

Atluri received a BS degree in chemical engineering from Osmania University, India (1982), and three advanced degrees from the University of Arizona: MS degrees in materials science and engineering (1987) and metallurgical engineering (1988) and a PhD degree in materials science and engineering (1998) with a specialization in silicon fabrication.

He has published more than 20 technical papers in conference



Robert H. Reuss




Gregory M. Chrysler



Babu R. Chalamala



Darrel R. Frear



Vasudeva P. Atluri



Thomas K. Gaylord

proceedings and journals, has presented at several technical conferences, and has filed for several patents in the field of silicon processing. He is an editor of the internal *Intel Assembly and Test Technology Journal*.

Atluri is a senior member of IEEE and is currently serving as past chair for the Phoenix Section. He has organized multiple IEEE meetings and conferences in the Phoenix area and maintains active participation in a wide array of academic forums associated with electronic packaging.

Atluri can be reached by e-mail at vasudeva.atluri@intel.com.

Muhannad S. Bakir is a PhD candidate in the School of Electrical and Computer Engineering at the Georgia Institute of Technology in Atlanta. His primary area of in-

terest is in developing long-term solutions for compliant wafer-level electrical, optical, and rf input/output interconnections for gigascale integration. Bakir received his BS degree from Auburn University in 1999 and his MS degree from Georgia Tech in 2000, both in electrical engineering. He is a Georgia Tech President's fellow, an Intel PhD fellow, and a member of IEEE and IMAPS.

Bakir can be reached by e-mail at mbakir@ece.gatech.edu.

Chia-Pin Chiu is manager of the Thermal Core Competency group at Intel Corp. in Chandler, Ariz., where he is responsible for thermal technology development and product support. His major research includes thermal interface materials, thermal characterization metrology, and the development of new cooling

solutions. Chiu received his MS and PhD degrees in mechanical engineering from the University of Minnesota in 1992. After graduation, he joined the Assembly Technology Development group of Intel and accomplished thermal designs for the Pentium, Pentium II, and Pentium III processors. Chiu has published several technical papers and held 13 thermal-related patents. He is an active member of JEDEC JC15 committee.

Chiu can be reached by e-mail at chia.p.chiu@intel.com.

Gaurang N. Choksi has been employed by the Technology Development organization at Intel Corp. in Chandler, Ariz., since 1988. Currently, he is manager of the Core Competency Development group in the Assembly Technology Development organization. His areas of interest



Muhannad S. Bakir



Chia-Pin Chiu



Gaurang N. Choksi



Roland Gooch



**Joseph Paul
Jayachandran**



Erik Jung

include electrical, thermal, and mechanical analysis and design of electronic IC packaging and printed circuit boards and associated design and analysis tools. He was a member of the Intel 486 and Pentium processor development teams.

Choksi received his PhD degree in engineering science and mechanics from Virginia Polytechnic Institute and State University in 1988. He has numerous publications in the field of electronic packaging and is a recipient of the Intel Achievement Award for his contributions to the electrical analysis of electronic packaging for Intel's high-end microprocessors.

Choksi can be reached by e-mail at gaurang.choksi@intel.com.

Gregory M. Chrysler is a principal engineer and thermal team leader in

the Materials Technology Operation organization at Intel Corp. in Chandler, Ariz. His team is responsible for identifying strategic material requirements for future generations of microprocessor packages and systems, thermal pathfinding, and new supplier and technology identification. Chrysler received his PhD degree in mechanical engineering, specializing in thermal sciences, from the University of Minnesota in 1984. He has co-authored several technical papers, was an associate editor of the *ASME Journal of Heat Transfer*, and holds over 30 patents in the area of high-density packaging for electronics.

Chrysler can be reached by e-mail at greg.chrysler@intel.com.

Darrel R. Frear is manager of the RF and Power Packaging Technology Department in the Semi-

conductor Products Sector at Motorola Inc. in Tempe, Ariz. His background includes materials research and development to enhance the processing and reliability of electronic components. Prior to joining Motorola in 1999, Frear worked for Sandia National Laboratories as a principal member of the technical staff. He holds a bachelor's degree from Dartmouth College (1982) and MS (1984) and PhD (1987) degrees in materials science from the University of California, Berkeley.

Frear can be reached by e-mail at darrel.frear@motorola.com.

Thomas K. Gaylord is the Julius Brown Chair and Regents Professor of Electrical and Computer Engineering at the Georgia Institute of Technology in Atlanta. He received BS and MS degrees in electrical engineering from the

University of Missouri—Rolla and a PhD degree from Rice University. He is the author of some 350 technical publications and 25 patents in the areas of diffractive optics, optical interconnects, optoelectronics, and semiconductor devices.

Gaylord can be reached by e-mail at tom.gaylord@ece.gatech.edu.

Roland Gooch is a senior principal engineer at Raytheon Commercial Infrared in Dallas, Texas, working on the development of silicon bolometer infrared detectors and wafer-level vacuum packaging. He received his BS and MS degrees from Baylor University and was employed by Texas Instruments Inc. from 1967 to 1998. At TI, he was involved with a variety of R&D activities, including the development of integrated-circuit fabrication processes, thin-film magnetic memory disks, flat CRT displays, thin-film infrared polarizers, and CCD visible and infrared imagers, with emphasis on thin-film deposition and vacuum technology. Gooch has authored several publications and holds several patents.

He can be reached by e-mail at r-gooch@raytheon.com.

Joseph Paul Jayachandran is a research scientist at the School of Chemical Engineering, Georgia Institute of Technology, in Atlanta. His research is directed toward the development of new sacrificial polymeric materials and their application in the fields of microelectronics, microfluidics, and micro-

electromechanical systems.

Jayachandran received a PhD degree from the University of Madras in Chennai, India, in 1997. From 1994 to 1997, he was a Council of Scientific and Industrial Research senior research fellow in the University of Madras's Department of Physical Chemistry, where he carried out extensive research work in the field of phase-transfer catalysis. From 1997 to 2000, he was a fellow of the National Science Council of Taiwan.

He can be reached by e-mail at paul.joseph@che.gatech.edu.

Erik Jung has headed the flip-chip and CSP assembly group at the Fraunhofer IZM (Berlin, Germany) as an R&D technical manager since 1997. His work there has centered on developing and qualifying flip-chip bumping processes and assembly methods and research on other advanced packaging technologies. In late 2001, he was given responsibility for the MEMS Packaging Research Program, one of six research foci of the institute.

Jung studied physics and physical chemistry at the University of Kaiserslautern and graduated with the diploma degree in 1994. In mid-1994, he joined Fraunhofer in the area of chip interconnect technology.

He has been awarded three patents and has numerous patents pending, and he has authored or co-authored more than 30 papers and contributions to packaging-related books. As a part of his membership in IEEE/CPMT and IMAPS, Jung has organ-

ized or co-organized several conferences, workshops, and lectures in the field of advanced packaging for microelectronics and MEMS. He is also a member of the German organizations VDI and DPG.

Jung can be reached by e-mail at erik.jung@izm.fraunhofer.de.

Paul A. Kohl is a Regents Professor in the School of Chemical Engineering at the Georgia Institute of Technology in Atlanta. He joined the Georgia Tech faculty in 1989 from AT&T Bell Laboratories in Murray Hill, N.J., where he was involved in the processing and characterization of electronic devices.

Kohl's area of specialization is thin-film analysis for the development of semiconductors, including high-speed silicon VLSI, GaAs, and photonic devices. He received a PhD degree from the University of Texas at Austin in 1978.

Kohl can be reached by e-mail at paul.kohl@che.gatech.edu.

Ravi V. Mahajan is currently in the Pathfinding group within Assembly Technology Development in Chandler, Ariz. In this capacity he is responsible for setting technology directions to enable packaging and assembly processing of silicon at future nodes. He is also responsible for technical direction for Intel and consortia-funded research in assembly and packaging. He is chartered to collaborate with various technical experts within the company to set technical directions in thermal management.

Mahajan received a BS degree from the University of Bombay

(1985), an MS degree from the University of Houston (1987), both in mechanical engineering, and a PhD degree in mechanical engineering, specializing in fracture mechanics, from Lehigh University (1992). He has authored several technical papers in the areas of experimental and analytical stress analysis and thermal management. He holds several patents in the area of packaging, has edited two conference proceedings for the Society of Experimental Mechanics, and is one of the founding editors of an internal technology journal at Intel. He is a Senior Member of IEEE and currently serves as an associate editor for the *IEEE Transactions on Advanced Packaging*.

Mahajan can be reached by e-mail at ravi.v.mahajan@intel.com.

Debendra Mallik is manager of substrate design integration in the Assembly Technology Development group at Intel Corp. in Chandler, Ariz. He has worked in the semiconductor industry for 19 years. His pioneering work on laminated lead-frame-based IC packaging was recognized as one of the "Best Products of 1990" by the journal *Semiconductor International*. He received a BS degree in mechanical engineering from the Indian Institute of Technology, Kharagpur (1980), and an MS degree in engineering science and mechanics from Iowa State University (1983). He holds 15 patents in the area of packaging.

Mallik can be reached by e-mail at debendra.mallik@intel.com.



Paul A. Kohl




Ravi V. Mahajan



Debendra Mallik



Volkan H. Ozguz



Priyavadan R. Patel



Hollie A. Reed

Kevin P. Martin is principal research scientist and associate director of the Microelectronics Research Center at the Georgia Institute of Technology in Atlanta. Previously, he held research positions at the Francis Bitter National Magnet Laboratory (MIT), Boston University, and the University of Oregon. Martin received his PhD degree in physics from the Ohio State University. He is co-author of more than 50 scientific publications and co-inventor on five patents.

Martin can be reached by e-mail at kevin.martin@mirc.gatech.edu.

James D. Meindl is director of the Joseph M. Pettit Microelectronics Research Center and is the Pettit Chair Professor of Microelectronics at the Georgia Institute of Technology in Atlanta. From 1986 to 1993, he served as senior vice

president for academic affairs and provost of Rensselaer Polytechnic Institute in Troy, N.Y. From 1967 through 1986, he was with Stanford University, where he was the John M. Fluke Professor of Electrical Engineering, associate dean for research in the School of Engineering, director of the Center for Integrated Systems, director of the Electronics Laboratories, and founding director of the Integrated Circuits Laboratory. He is a co-founder of Telesensory Systems Inc., a principal manufacturer of electronic reading aids for the blind, and served as a member of the board from 1971 through 1984.

From 1965 to 1967, he was founding director of the Integrated Electronics Division at the Fort Monmouth, N.J., U.S. Army Electronics Laboratories. Meindl received his BS, MS, and PhD degrees in electrical engineering

from Carnegie Mellon University in 1955, 1956, and 1958, respectively.

Meindl can be reached by e-mail at james.meindl@mirc.gatech.edu.

Anthony V. Mulé is currently pursuing a PhD degree in electrical engineering at the Georgia Institute of Technology in Atlanta as a member of the Gigascale Integration group. His research interests include integrated optics, diffractive optics, optoelectronics, optoelectronic packaging, and optical materials. Prior to attending Georgia Tech, he received his BS degree in electrical engineering from the University of Illinois at Urbana-Champaign (1996). Mulé has participated in internship activities at both Intel Corp. and the IBM T.J. Watson Research Center and is a recipient of the President's Fellowship at Georgia Tech. He is cur-



Kevin P. Martin



James D. Meindl



Anthony V. Mulé



Thomas Schimert



Michael C. Shaw



John Tang

rently a student member of IEEE and OSA.

Mulé can be reached by e-mail at gt2925a@prism.gatech.edu.

Volkan H. Ozguz is chief scientist and director of the advanced concepts group at Irvine Sensors Corp. in Costa Mesa, Calif., where he has worked since 1995. He has been involved in the semiconductor processing and microelectronics manufacturing fields since 1979 and has extensive R&D and project management experience in the design and implementation of microelectronic and optoelectronic systems including fabrication technologies, process design and integration, facility operations, and technology transfer.

Ozguz received a PhD degree in electrical engineering from North Carolina State University in Raleigh in 1986. He was a Fulbright and NATO fellow during his

graduate studies. After graduation, he served a year as a visiting assistant professor at NCSU. From 1987 to 1989, he was manager of the Advanced Processes Department at Teletas-Alcatel. In 1989, he joined the research faculty at the University of California at San Diego, moving to Irvine Sensors Corp. in 1995. He has authored more than 30 journal articles, over 40 conference publications, three book chapters, and five patents. He has taught semiconductor-related and manufacturing technologies courses at the undergraduate and graduate level and has been a guest lecturer at professional meetings.

Ozguz can be reached by e-mail at vozguz@irvine-sensors.com.

Priyavadan R. Patel is responsible for the electrical design and development of advanced microprocessor package designs within the As-

sembly Technology Development group at Intel Corp. in Chandler, Ariz. He is currently involved in the research and development of Intel's next-generation microprocessor packaging, focusing on power delivery and high-speed interconnect signaling technology solutions.

Patel received BS and MS degrees in electrical engineering from Michigan Technological University in Houghton in 1979 and 1982, respectively. Following graduation, he joined Intel, where he initially worked on microcontroller VLSI test programs, yield-improvement projects, and various fabrication and product qualifications. Between 1986 and 1990, he was a silicon design engineer and project leader for various ICs targeted for automotive power-train and ABS applications. From 1991 to 1996, he was the automotive IC

design manager and helped set up the Malaysia IC Design Center. From 1997 to 1998, he was the design manager responsible for the development of USB 1.0 compliant silicon designs. Since 1999, he has been in the Assembly Technology Development group. He is a member of the IEEE Components, Packaging, and Manufacturing Technology Society.

Patel can be reached by e-mail at pr.patel@intel.com.

Hollie A. Reed is currently pursuing a PhD degree in chemical engineering from the Georgia Institute of Technology in Atlanta. She received a BE degree in chemical engineering from Youngstown State University in Ohio. Her research is focused on sacrificial polymers for applications in microelectronics and microfluidics.

Reed can be reached by e-mail at hreed@che.gatech.edu.

Thomas Schimert joined Raytheon Commercial Infrared in Dallas, Texas, in 1995. Since that time, he has led the development of a-Si microbolometers and their transition to production. These include the 120 × 160 pixel focal-plane array for low-cost, low-power infrared cameras, and nonimaging detectors for nondispersive IR-based systems for gas monitoring and medical applications. Schimert has more than 17 years' experience in infrared technology, including uncooled and cooled detector development using silicon, III–V, and II–VI materials; nonlinear switchable filter

development; diffractive structures for infrared applications; and wafer-level vacuum packaging.

From 1985 to 1995, he worked at Loral Vought Systems, where he was involved in cooled detector development, including HgCdTe photodiodes, QWIPs, and InGaAs/InP heterojunction photodiodes.

Schimert received his PhD degree in physics from the University of Texas at Austin in 1985. He has numerous papers and patents in the area of infrared technology.

He can be reached by e-mail at tomschimert@raytheon.com.

Michael C. Shaw is an associate professor of physics and director of the Center for Integrated Science and Bioengineering at California Lutheran University in Thousand Oaks, Calif. Prior to joining the CLU faculty, he was manager of the Design and Reliability Department at Rockwell Scientific Co. (1998–2002), having first joined RSC in 1988. His expertise lies in developing and experimentally validating thermomechanical models for the response of materials and architectures to applied stimuli, including statistical effects.

Shaw holds a BS degree in materials science and engineering from the University of California, Berkeley; an MS degree in ceramic engineering from the Ohio State University; and a PhD degree in materials engineering from the University of California, Santa Barbara. He also spent two years at the University of Cambridge, England. He has more than 40 publications.


Shaw can be reached by e-mail at mcshaw@clunet.edu.

John Tang is employed in the Assembly Technology Development group at Intel Corp. in Chandler, Ariz., where he is involved in substrate pathfinding and a long-range roadmap. Before joining Intel, Tang worked for IBM for 11 years. His experience includes printed circuit board development and manufacturing, SMT development, mainframe assembly development, direct chip attach development, and supplier management.

Tang received a BS degree in chemical engineering from the State University of New York at Buffalo in 1981 and an MS degree in chemical engineering from Northwestern University in 1983. He joined Intel in 1995 in the Assembly Test Materials organization, where he worked with substrate suppliers on the technology development and certification of the PLGA substrate. He also worked on the HVM ramp of PLGA in Intel factories worldwide. He then joined the Assembly Test Subcontract Group as a project manager and was responsible for managing the assembly subcontractors for Intel's non-CPU products.

Tang can be reached by e-mail at john.tang@intel.com.

Simon Thomas is currently a director of the



Simon Thomas

Focus Research Center Program (FCRP) at Microelectronics Advanced Research Corp. (MARCO) in Research Triangle Park, N.C. In this role, he manages the overall relations between semiconductor industry members and FCRP. Prior to joining MARCO, he was a vice president of technology at Motorola's Semiconductor Product Sector, with 30 years' experience in semiconductor technology development. He has held research management positions in materials technology, analytical techniques, wafer processing, advanced packaging, and energy storage.

Thomas received a PhD degree in solid-state physics from the University of Keele in England and has published over 60 papers in scientific journals.

Thomas can be reached by e-mail at simon.thomas@src.org.

Ram S. Viswanath currently manages the Design Integration group in the Assembly Technology Development



Ram S. Viswanath

organization at Intel Corp. in Chandler, Ariz., where he has worked for ten years. His group is responsible for developing silicon-to-package and package-to-board interconnect technologies for the 90-nm and 65-nm process technologies.

Viswanath graduated from Rutgers University with MS and PhD degrees in mechanical and aerospace engineering. He has authored numerous technical papers in refereed journals as well as in the *Intel Technology Journal*. He holds multiple patents in the areas of packaging and thermal-management techniques for the assembly and testability of microprocessors. He has provided technical reviews for journal papers related to thermal sciences and electronic packaging and chaired sessions for SEMITHERM and IThERM conferences.

Viswanath can be reached by e-mail at ram.s.viswanath@intel.com.


Vijay S. Wakharkar currently manages the materials group respon-



Vijay S. Wakharkar

sible for polymers, heat-spreader materials, and supplier development within the Assembly Technology Development organization at Intel Corp. in Chandler, Ariz. His group supports materials research and development efforts for packaging technologies aimed at microprocessors, chip sets, and communications and wireless products. Wakharkar has worked at Intel for 12 years on a variety of materials-development projects that have contributed to the introduction of novel package technologies and products.

He is a Gold Medalist from the College of Engineering, Pune (India), where he graduated with a bachelor's degree in metallurgy in 1982. He earned a PhD degree in materials science and engineering from the State University of New York at Stony Brook in 1989. Prior to working at Intel, he spent two years as a postdoctoral associate in the polymers group at IBM Almaden Research Center in San Jose, Calif.



James Yamaguchi

Wakharkar and his team have received divisional recognition and excellence awards within Intel. He was one of the founding editors of the internal *Intel Assembly and Test Technology Journal*.

Wakharkar can be reached by e-mail at vijay.s.wakharkar@intel.com.

James Yamaguchi has been manager of lab operations at Irvine Sensors Corp. in Costa Mesa, Calif., since 1993. He is currently responsible for the development and fabrication of the company's stacking technologies.

Yamaguchi received a BA degree in chemistry from California State University, Long Beach, in 1977 and a BS degree in chemical engineering from CSULB in 1979. Before joining ISC, he worked at Unistructure as a process engineer.

He can be reached by e-mail at [jyamaguchi@irvine-sensors.com](mailto: jyamaguchi@irvine-sensors.com). □

Materials Research Society online catalog for Proceedings is available at

www.mrs.org/publications/