Skip to main content Accessibility help

WID Rnit Variation Improvements for HSS STI CMP Process using Modified Scribe Lane Pattern Design

  • Hyuk Kwon (a1), Yong-Soo Choi (a1), Sang-Hwa Lee (a1), Geun-Min Choi (a1), Yong-Wook Song (a1) and Gyu-Han Yoon (a1)...


In the scribe lane, which is located at the frame neighboring two chips, most of the test patterns for monitoring electrical characteristics of memory device as well as various key patterns for photo process are formed. The pattern density of these regions is lower than that of the main chip area, and cause nitride erosion by dishing phenomena during HSS STI CMP process. Nitride erosion occurred in the scribe lane region, could the affect erosion properties of cell region in main chip area, results in within die remain nitride variation and marginal fail in device operation. In this work, in order to prevent these problems, pattern design in the scribe lane was modified so as not to occurs within die remain nitride variation. The effects of improvement in within die remain nitride variation were investigated by FIB-TEM analysis and its correlation with electrical properties were explained.



Hide All
1. Steigerwald, J. M., Muraka, S. P. and Gutmann, R. J., “Chemical Mechanical Planarization of Microelectronic Materials” (John Wiley & Sons, 1997) pp.129∼146.
2. Choi, K. S., LEE, S. I., Kim, C. I., Nam, C. W., Kim, S. D. and Kim, C. T., 1999 Proceeding of CMP-MIC, 307∼309 (1999).
3. Srinivasan, R., Ameria, W. G., Her, Y. S. and Babu, S. V., 2000 Proceeding of CMP-MIC, 148∼154 (2000).
4. Kim, S. Y., Seo, Y. J., Micro electronic Engineering, 60 (3-4), 357∼364 (2002).
5. Kim, S. Y., Lee, K. J. and Seo, Y. J., Micro electronic Engineering, 66 (1-4), 463∼471 (2003).


Full text views

Total number of HTML views: 0
Total number of PDF views: 0 *
Loading metrics...

Abstract views

Total abstract views: 0 *
Loading metrics...

* Views captured on Cambridge Core between <date>. This data will be updated every 24 hours.

Usage data cannot currently be displayed